MPC8536EBVTATH datasheet(73/128 Pages) FREESCALE

73 / 128 page

enhanced Local Bus Controller (eLBC)

MPC8536E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 2

Freescale Semiconductor

Local bus clock to data valid for LAD/LDP

tLBKLOV2

—0.5

Local bus clock to address valid for LAD, and LALE

tLBKLOV3

—0.5

Local bus clock to LALE assertion

tLBKLOV4

—0.5

Output hold from local bus clock (except LAD/LDP and LALE)

tLBKLOX1

—

2.2

4,8

Output hold from local bus clock for LAD/LDP

tLBKLOX2

—

2.2

4,8

Local bus clock to output high Impedance (except LAD/LDP and LALE)

tLBKLOZ1

—0.1

Local bus clock to output high impedance for LAD/LDP

tLBKLOZ2

—0.1

Notes:

1. The symbols used for timing specifications herein follow the pattern of t(First two letters of functional block)(signal)(state) (reference)(state)

for inputs and t(First two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tLBIXKH1 symbolizes local bus

timing (LB) for the input (I) to go invalid (X) with respect to the time the tLBK clock reference (K) goes high (H), in this case for

clock one(1). Also, tLBKHOX symbolizes local bus timing (LB) for the tLBK clock reference (K) to go high (H), with respect to the

output (O) going invalid (X) or output hold time.

2. All timings are in reference to local bus clock for PLL bypass mode.

3. Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between

complementary signals at BVDD/2.

4. All signals are measured from BVDD/2 of the rising edge of local bus clock for PLL bypass mode to 0.4 x BVDD of the signal

in question for 3.3-V signaling levels.

5. Input timings are measured at the pin.

6. tLBOTOT is a measurement of the minimum time between the negation of LALE and any change in LAD. tLBOTOT is guaranteed

with LBCR[AHD] = 0.

7. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through

the component pin is less than or equal to the leakage current specification.

8. These timing parameters for PLL bypass mode are defined in the opposite direction of the PLL enabled output hold timing

parameters.

Table 54. Local Bus General Timing Parameters—PLL Bypassed (continued)

Parameter

Symbol 1

Min

Max

Unit

Notes

MPC8536EBVTATH 数据表(PDF) 73 Page - Freescale Semiconductor, Inc

MPC8536EBVTATH 数据表(HTML) 73 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

MPC8536EBVTATH 数据表(PDF) 73 Page - Freescale Semiconductor, Inc

MPC8536EBVTATH 数据表(HTML) 73 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载