ADT7462ACPZ-R7 datasheet(60/81 Pages) ONSEMI

60 / 81 page

ADT7462

http://onsemi.com

Table 31. Register 0x00 — Configuration Register 0 (Note 1)

Bit

Name

R/W

Description

[5:0]

#Bytes Block

Read

R/W

These bits set the number of registers to be read in a block read. Default = 0x20.

VID Decoder

R/W

0 = VR10 Decoding Spec; 1 = VR11 Decoding Spec. Default = 0.

SW Reset

R/W

Setting this bit to 1 restores all unlocked registers to their default values. Self−clearing. Write

0x6D to register 0x7B before setting this bit to get a software reset. Default = 0.

1. POR = 0x20, Lock = Y, SW Reset = Y.

Table 32. Register 0x01 — Configuration Register 1 (Note 1)

Bit

Name

R/W

Description

Monitor

R/W

Setting this bit to 1 enables temperature and voltage measurements. When this bit is set to 0,

temperature and voltage measurements are disabled. Default = 1.

Reserved

R/W

Reserved. Default = 0.

Reserved

R/W

Reserved. Default = 0.

ALERT Mode

R/W

This bit sets the ALERT mode in the ADT7462. 1 = comparator mode, 0 = SMBALERT mode

(default).

Disable Fast

Spin−Up

R/W

Setting this bit to 1 disables the fast spin−up (for two TACH pulses) for the fans. Instead, the

fans spin up for the programmed fan startup timeout. Default = 0.

Setup Complete

R/W

Setting this bit to 1 tells the ADT7462 that setup is complete and that monitoring of all selected

channels should begin. Default = 0.

Lock

Write

Once

Logic 1 locks all limit values at their current settings. When this bit is set, all lockable registers

become read−only and cannot be modified until the ADT7462 is powered down and powered

up again. This prevents rogue programs, such as viruses, from modifying critical system limit

settings. Lockable.

RDY

This bit is set to 1 to indicate that the ADT7462 is fully powered up and ready to start

monitoring.

1. POR = 0x81, Lock = Y, SW Reset = Y.

Table 33. Register 0x02 — Configuration Register 2 (Note 1)

Bit

Name

R/W

Description

FAST

R/W

In low frequency, PWM fan speed measurements are made once a second. Setting this bit to 1

increases the frequency of the fan speed measurements to 4 times a second. Default = 0.

Reserved

R/W

Reserved. Default = 0.

PWM Mode

R/W

This bit sets the PWM frequency mode. 0 = low frequency PWM; frequency programmable

between 11 Hz and 88.2 Hz. Default = 35.3 Hz. 1 = high frequency mode, 22.5 kHz.

VRD1 Boost

R/W

Setting this bit to 0 causes the fans to go to full speed on assertion of VRD1. Default = 0.

When this bit is set to 1, VRD1 assertions have no effect on the fan speed.

VRD2 Boost

R/W

Setting this bit to 0 causes the fans to go to full speed on assertion of VRD2. Default = 0.

When this bit is set to 1, VRD2 assertions have no effect on the fan speed.

Fans Full Speed

R/W

Setting this bit to 1 drives the fans to full speed. Default = 0.

[7:6]

#TACH Pulses

R/W

In low frequency mode, the ADT7462 must pulse stretch to get an accurate fan speed

measurement. The speed is always measured between the 2nd rising edge and one × TACH

pulses later. This bit determines the last TACH pulse. Therefore, if the fan speed is to be

measured between the second and fourth TACH pulse, 01 is written to these bits.

x = 1 = 00

x = 2 = 01

x = 3 = 10 (default)

x = 4 = 11

1. POR = 0x80, Lock = Y, SW Reset = Y.

ADT7462ACPZ-R7 数据表(PDF) 60 Page - ON Semiconductor

ADT7462ACPZ-R7 数据表(HTML) 60 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

数据表下载

链接网址

ADT7462ACPZ-R7 数据表(PDF) 60 Page - ON Semiconductor

ADT7462ACPZ-R7 数据表(HTML) 60 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

数据表 下载

链接网址

数据表下载