数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PIC16F720-E/ML 数据表(PDF) 95 Page - Microchip Technology

部件名 PIC16F720-E/ML
功能描述  20-Pin Flash Microcontrollers with nanoWatt XLP Technology
PDF  244 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

PIC16F720-E/ML 数据表(HTML) 95 Page - Microchip Technology

Back Button PIC16F720-E/ML Datasheet HTML 91Page - Microchip Technology PIC16F720-E/ML Datasheet HTML 92Page - Microchip Technology PIC16F720-E/ML Datasheet HTML 93Page - Microchip Technology PIC16F720-E/ML Datasheet HTML 94Page - Microchip Technology PIC16F720-E/ML Datasheet HTML 95Page - Microchip Technology PIC16F720-E/ML Datasheet HTML 96Page - Microchip Technology PIC16F720-E/ML Datasheet HTML 97Page - Microchip Technology PIC16F720-E/ML Datasheet HTML 98Page - Microchip Technology PIC16F720-E/ML Datasheet HTML 99Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 95 / 244 page
background image
 2010 Microchip Technology Inc.
DS41430A-page 95
PIC16F/LF720/721
13.0
TIMER1 MODULE WITH GATE
CONTROL
The Timer1 module is a 16-bit timer/counter with the
following features:
• 16-bit timer/counter register pair (TMR1H:TMR1L)
• Programmable internal or external clock source
• 3-bit prescaler
• Synchronous or asynchronous operation
• Multiple Timer1 gate (count enable) sources
• Interrupt on overflow
• Wake-up on overflow (external clock,
Asynchronous mode only)
• Time base for the Capture/Compare function
• Special Event Trigger (with CCP)
• Selectable Gate Source Polarity
• Gate Toggle Mode
• Gate Single-pulse Mode
• Gate Value Status
• Gate Event Interrupt
Figure 13-1 is a block diagram of the Timer1 module.
FIGURE 13-1:
TIMER1 BLOCK DIAGRAM
TMR1H
TMR1L
T1SYNC
T1CKPS<1:0>
Prescaler
1, 2, 4, 8
0
1
Synchronized
clock input
2
Set flag bit
TMR1IF on
Overflow
TMR1(2)
TMR1ON
Note 1: ST buffer is high speed type when using T1CKI.
2: Timer1 register increments on rising edge.
3: Synchronize does not operate while in Sleep.
T1G
FOSC/4
Internal
Clock
T1CKI
TMR1CS<1:0>
(1)
Synchronize(3)
det
Sleep input
TMR1GE
0
1
00
01
10
11
From Timer0
From Timer2
T1GPOL
D
Q
CK
Q
0
1
T1GVAL
Single Pulse
Acq. Control
T1GSPM
T1GGO/DONE
T1GSS<1:0>
10
11
00
01
FOSC
Internal
Clock
Reserved
From WDT
Overflow
Match PR2
Overflow
R
D
EN
Q
Q1
RD
T1GCON
Data Bus
det
Interrupt
TMR1GIF
Set
T1CLK
FOSC/2
Internal
Clock
D
EN
Q
T1G_IN
TMR1ON
T1GTM



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com