数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PIC16F720-E/ML 数据表(PDF) 14 Page - Microchip Technology

部件名 PIC16F720-E/ML
功能描述  20-Pin Flash Microcontrollers with nanoWatt XLP Technology
PDF  244 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

PIC16F720-E/ML 数据表(HTML) 14 Page - Microchip Technology

Back Button PIC16F720-E/ML Datasheet HTML 10Page - Microchip Technology PIC16F720-E/ML Datasheet HTML 11Page - Microchip Technology PIC16F720-E/ML Datasheet HTML 12Page - Microchip Technology PIC16F720-E/ML Datasheet HTML 13Page - Microchip Technology PIC16F720-E/ML Datasheet HTML 14Page - Microchip Technology PIC16F720-E/ML Datasheet HTML 15Page - Microchip Technology PIC16F720-E/ML Datasheet HTML 16Page - Microchip Technology PIC16F720-E/ML Datasheet HTML 17Page - Microchip Technology PIC16F720-E/ML Datasheet HTML 18Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 244 page
background image
PIC16F/LF720/721
DS41430A-page 14
 2010 Microchip Technology Inc.
2.2
Data Memory Organization
The data memory is partitioned into multiple banks
which contain the General Purpose Registers (GPRs)
and the Special Function Registers (SFRs). Bits RP0
and RP1 are bank select bits.
RP1
RP0
00
Bank 0 is selected
01
Bank 1 is selected
10
Bank 2 is selected
11
Bank 3 is selected
Each bank extends up to 7Fh (128 bytes). The lower
locations of each bank are reserved for the Special
Function Registers. Above the Special Function
Registers
are
the
General
Purpose
Registers,
implemented as static RAM. All implemented banks
contain Special Function Registers. Some frequently
used Special Function Registers from one bank are
mirrored in another bank for code reduction and
quicker access.
2.2.1
GENERAL PURPOSE REGISTER
FILE
The register file is organized as 128 x 8 bits in the
PIC16F720/LF720, 256 x 8 bits in the PIC16F721/
LF721. Each register is accessed either directly or
indirectly through the File Select Register (FSR), (Refer
to Section 2.5 “Indirect Addressing, INDF and FSR
Registers”).
2.2.2
SPECIAL FUNCTION REGISTERS
The Special Function Registers are registers used by
the CPU and peripheral functions for controlling the
desired operation of the device (refer to Table 2-1).
These registers are static RAM.
The Special Function Registers can be classified into
two sets: core and peripheral. The Special Function
Registers associated with the “core” are described in
this section. Those related to the operation of the
peripheral features are described in the section of that
peripheral feature.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com