数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

L9803 数据表(PDF) 53 Page - STMicroelectronics

部件名 L9803
功能描述  Super smart power motor driver with 8-Bit MCU, RAM, EEPROM, ADC, WDG, Timers, PWM and H-bridge driver
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

L9803 数据表(HTML) 53 Page - STMicroelectronics

Back Button L9803 Datasheet HTML 49Page - STMicroelectronics L9803 Datasheet HTML 50Page - STMicroelectronics L9803 Datasheet HTML 51Page - STMicroelectronics L9803 Datasheet HTML 52Page - STMicroelectronics L9803 Datasheet HTML 53Page - STMicroelectronics L9803 Datasheet HTML 54Page - STMicroelectronics L9803 Datasheet HTML 55Page - STMicroelectronics L9803 Datasheet HTML 56Page - STMicroelectronics L9803 Datasheet HTML 57Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 126 page
background image
L9803
On-Chip Peripherals
53/126
t
= Signal or pulse period (in seconds)
fEXT = External timer clock frequency (in hertz)
The Output Compare 2 event causes the counter to be initialized to FFFCh (See Figure 28
on page 53).
Note:
1
After a write instruction to the OCiHR register, the output compare function is inhibited until
the OCiLR register is also written.
2
The OCF1 and OCF2 bits cannot be set by hardware in PWM mode, therefore the Output
Compare interrupt is inhibited.
3
The ICF1 bit is set by hardware when the counter reaches the OC2R value and can produce
a timer interrupt if the ICIE bit is set and the I bit is cleared.
4
In PWM mode the ICAP1 pin can not be used to perform input capture because it is
disconnected from the timer. The ICAP2 pin can be used to perform input capture (ICF2 can
be set and IC2R can be loaded) but the user must take care that the counter is reset after
each period and ICF1 can also generate an interrupt if ICIE is set.
5
When the Pulse Width Modulation (PWM) and One Pulse mode (OPM) bits are both set, the
PWM mode is the only active one.
Figure 28.
Pulse Width Modulation Mode Timing
5.2.4
Register Description
Each Timer is associated with three control and status registers, and with six pairs of data
registers (16-bit values) relating to the two input captures, the two output compares, the
counter and the alternate counter.
CONTROL REGISTER 1 (CR1)
Timer1 Register Address: 0032h
Timer2 Register Address: 0042h
Read/Write
Reset Value: 0000 0000(00h)
COUNTER
34E2
FFFC FFFD FFFE
2ED0 2ED1 2ED2
34E2
FFFC
OLVL2
OLVL2
OLVL1
OCMP1
compare2
compare1
compare2
Note: OCR1=2ED0h, OCR2=34E2, OLVL1=0, OLVL2= 1
7
0
ICIE
OCIE
TOIE
FOLV2
FOLV1
OLVL2
IEDG1
OLVL1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com