MPC8572ECLPXAVND datasheet(49/140 Pages) FREESCALE

49 / 140 page

MPC8572E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 4

Freescale Semiconductor

Ethernet: Enhanced Three-Speed Ethernet (eTSEC)

8.4

eTSEC IEEE Std 1588™ AC Specifications

Figure 26 shows the data and command output timing diagram.

Figure 26. eTSEC IEEE 1588 Output AC Timing

1 The output delay is count starting rising edge if t

T1588CLKOUT is non-inverting. Otherwise, it is count starting falling edge.

Figure 27 shows the data and command input timing diagram.

Figure 27. eTSEC IEEE 1588 Input AC timing

Table 41 provides the IEEE 1588 AC timing specifications.

Table 41. eTSEC IEEE 1588 AC Timing Specifications

At recommended operating conditions with LVDD/TVDD of 3.3 V ± 5% or 2.5 V ± 5%

Parameter/Condition

Symbol

Min

Typ

Max

Unit

Note

TSEC_1588_CLK clock period

tT1588CLK

3.3

—

TTX_CLK*9

TSEC_1588_CLK duty cycle

tT1588CLKH

/tT1588CLK

—

TSEC_1588_CLK peak-to-peak jitter

tT1588CLKINJ

——

250

—

Rise time eTSEC_1588_CLK (20%–80%)

tT1588CLKINR

1.0

—

2.0

—

Fall time eTSEC_1588_CLK (80%–20%)

tT1588CLKINF

1.0

—

2.0

—

TSEC_1588_CLK_OUT clock period

tT1588CLKOUT

2*tT1588CLK

——

—

TSEC_1588_CLK_OUT

TSEC_1588_PULSE_OUT

TSEC_1588_TRIG_OUT

tT1588OV

tT1588CLKOUT

tT1588CLKOUTH

TSEC_1588_CLK

TSEC_1588_TRIG_IN

tT1588TRIGH

tT1588CLK

tT1588CLKH

MPC8572ECLPXAVND 数据表(PDF) 49 Page - Freescale Semiconductor, Inc

MPC8572ECLPXAVND 数据表(HTML) 49 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载