数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8572ECLPXAVND 数据表(PDF) 58 Page - Freescale Semiconductor, Inc

部件名 MPC8572ECLPXAVND
功能描述  MPC8572E PowerQUICC III Integrated Processor Hardware Specifications
PDF  140 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8572ECLPXAVND 数据表(HTML) 58 Page - Freescale Semiconductor, Inc

Back Button MPC8572ECLPXAVND Datasheet HTML 54Page - Freescale Semiconductor, Inc MPC8572ECLPXAVND Datasheet HTML 55Page - Freescale Semiconductor, Inc MPC8572ECLPXAVND Datasheet HTML 56Page - Freescale Semiconductor, Inc MPC8572ECLPXAVND Datasheet HTML 57Page - Freescale Semiconductor, Inc MPC8572ECLPXAVND Datasheet HTML 58Page - Freescale Semiconductor, Inc MPC8572ECLPXAVND Datasheet HTML 59Page - Freescale Semiconductor, Inc MPC8572ECLPXAVND Datasheet HTML 60Page - Freescale Semiconductor, Inc MPC8572ECLPXAVND Datasheet HTML 61Page - Freescale Semiconductor, Inc MPC8572ECLPXAVND Datasheet HTML 62Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 58 / 140 page
background image
MPC8572E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 4
58
Freescale Semiconductor
Local Bus Controller (eLBC)
Figure 30 through Figure 35 show the local bus signals.
Figure 30. Local Bus Signals, Non-Special Signals Only (PLL Enabled)
Table 51 describes the general timing parameters of the local bus interface at BVDD = 3.3 V DC with PLL
disabled.
Table 51. Local Bus General Timing Parameters—PLL Bypassed
At recommended operating conditions with BVDD of 3.3 V ± 5%
Parameter
Symbol 1
Min
Max
Unit
Notes
Local bus cycle time
tLBK
12
ns
2
Local bus duty cycle
tLBKH/tLBK
43
57
%
Internal launch/capture clock to LCLK delay
tLBKHKT
2.3
4.0
ns
Input setup to local bus clock (except
LGTA/LUPWAIT)
tLBIVKH1
5.8
ns
4, 5
LGTA/LUPWAIT input setup to local bus clock
tLBIVKL2
5.7
ns
4, 5
Input hold from local bus clock (except
LGTA/LUPWAIT)
tLBIXKH1
-1.3
ns
4, 5
LGTA/LUPWAIT input hold from local bus clock
tLBIXKL2
-1.3
ns
4, 5
Output Signals:
LA[27:31]/LCS[0:7]/LWE[0:3]/
LFWE/LBCTL/LFCLE/
LFALE/LOE/LFRE/LFWP
tLBKHOV1
tLBKHOV2
tLBKHOV3
LSYNC_IN
Input Signals:
LAD[0:31]/LDP[0:3]
Output (Data) Signals:
LAD[0:31]/LDP[0:3]
Output (Address) Signal:
LAD[0:31]
LALE
tLBIXKH1
tLBIVKH1
tLBIVKH2
tLBIXKH2
tLBKHOX1
tLBKHOZ1
tLBKHOX2
tLBKHOZ2
Input Signal:
LGTA/LFRB
tLBOTOT
tLBKHOZ2
tLBKHOX2
tLBKHOV4
LUPWAIT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com