数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LSM330DL 数据表(PDF) 41 Page - STMicroelectronics

部件名 LSM330DL
功能描述  Linear sensor module 3D accelerometer sensor and 3D gyroscope sensor
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

LSM330DL 数据表(HTML) 41 Page - STMicroelectronics

Back Button LSM330DL Datasheet HTML 37Page - STMicroelectronics LSM330DL Datasheet HTML 38Page - STMicroelectronics LSM330DL Datasheet HTML 39Page - STMicroelectronics LSM330DL Datasheet HTML 40Page - STMicroelectronics LSM330DL Datasheet HTML 41Page - STMicroelectronics LSM330DL Datasheet HTML 42Page - STMicroelectronics LSM330DL Datasheet HTML 43Page - STMicroelectronics LSM330DL Datasheet HTML 44Page - STMicroelectronics LSM330DL Datasheet HTML 45Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 54 page
background image
LSM330DL
Registers description
Doc ID 022018 Rev 1
41/54
7.26
CTRL_REG3_G (22h)
7.27
CTRL_REG4_G (23h)
0110
0.1
0.2
0.5
1
0111
0.05
0.1
0.2
0.5
1000
0.02
0.05
0.1
0.2
1001
0.01
0.02
0.05
0.1
Table 70.
High-pass filter cutoff frequency configuration [Hz] (continued)
HPCF3-0
ODR = 100 Hz
ODR = 200 Hz
ODR = 400 Hz
ODR = 800 Hz
Table 71.
CTRL_REG3_G register
I1_Int1
I1_Boot
H_Lactive
PP_OD
I2_DRDY
I2_WTM
I2_ORun
I2_Empty
Table 72.
CTRL_REG3_G description
I1_Int1
Interrupt enable on INT1_G pin. Default value 0. (0: Disable; 1: Enable)
I1_Boot
Boot status available on INT1_G. Default value 0. (0: Disable; 1: Enable)
H_Lactive
Interrupt active configuration on INT1_G. Default value 0. (0: High; 1:Low)
PP_OD
Push-Pull / Open drain. Default value: 0. (0: Push-Pull; 1: Open drain)
I2_DRDY
Date Ready on DRDY_G/INT2_G. Default value 0. (0: Disable; 1: Enable)
I2_WTM
FIFO watermark interrupt on DRDY_G/INT2_G. Default value: 0. (0: Disable; 1: Enable)
I2_ORun
FIFO overrun interrupt on DRDY_G/INT2_G Default value: 0. (0: Disable; 1: Enable)
I2_Empty
FIFO empty interrupt on DRDY_G/INT2_G. Default value: 0. (0: Disable; 1: Enable)
Table 73.
CTRL_REG4_G register
BDU
BLE
FS1
FS0
--
0(1)
1.
This bit has to be set to ‘0’ for correct operation.
0(1)
SIM
Table 74.
CTRL_REG4_G description
BDU
Block data update. Default value: 0
(0: continuous update; 1: output registers not updated until MSB and LSB
have been read)
BLE
Big/little endian data selection. Default value 0.
(0: Data LSB at lower address; 1: Data MSB at lower address)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com