数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ANSELA 数据表(PDF) 84 Page - Microchip Technology

部件名 ANSELA
功能描述  Digitally Enhanced Power Analog Controller with Integrated Synchronous Driver
PDF  222 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

ANSELA 数据表(HTML) 84 Page - Microchip Technology

Back Button ANSELA Datasheet HTML 80Page - Microchip Technology ANSELA Datasheet HTML 81Page - Microchip Technology ANSELA Datasheet HTML 82Page - Microchip Technology ANSELA Datasheet HTML 83Page - Microchip Technology ANSELA Datasheet HTML 84Page - Microchip Technology ANSELA Datasheet HTML 85Page - Microchip Technology ANSELA Datasheet HTML 86Page - Microchip Technology ANSELA Datasheet HTML 87Page - Microchip Technology ANSELA Datasheet HTML 88Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 84 / 222 page
background image
MCP19111
DS22331A-page 84
 2013 Microchip Technology Inc.
14.1
Power-on Reset (POR)
The on-chip POR circuit holds the chip in Reset until
VDD has reached a high enough level for proper
operation. To take advantage of the POR, simply
connect the MCLR pin through a resistor to VDD. This
will eliminate external RC components usually needed
to create Power-on Reset.
When the device starts normal operation (exits the
Reset condition), device operating parameters (i.e.,
voltage, frequency, temperature, etc.) must be met to
ensure proper operation. If these conditions are not
met, the device must be held in Reset until the
operating conditions are met.
14.2
MCLR
MCP19111 has a noise filter in the MCLR Reset path.
The filter will detect and ignore small pulses.
It should be noted that a WDT Reset does not drive
MCLR pin low.
Voltages applied to the MCLR pin that exceed its
specification can result in both MCLR Resets and
excessive current beyond the device specification
during the ESD event. For this reason, Microchip
recommends that the MCLR pin no longer be tied
directly to VDD. The use of an RC network, as shown in
Figure 14-2, is suggested.
An internal MCLR option is enabled by clearing the
MCLRE bit in the Configuration Word register. When
MCLRE = 0, the Reset signal to the chip is generated
internally. When the MCLRE = 1, the MCLR pin
becomes an external Reset input. In this mode, the
MCLR pin has a weak pull-up to VDD.
FIGURE 14-2:
RECOMMENDED MCLR
CIRCUIT
TABLE 14-2:
STATUS/PCON BITS AND THEIR SIGNIFICANCE
POR
TO
PD
Condition
011
Power-on Reset
u0u
WDT Reset
u00
WDT Wake-up
uuu
MCLR Reset during normal operation
u10
MCLR Reset during Sleep
Legend: u = unchanged, x = unknown
Note:
The POR circuit does not produce an
internal Reset when VDD declines. To
re-enable the POR, VDD must reach VSS
for a minimum of 100 µs.
VDD
MCLR
R1
1k
 (or greater)
C1
0.1 µF
(optional, not critical)
R2
100
(needed with
SW1
(optional)
MCP19111
capacitor)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com