数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ANSELA 数据表(PDF) 12 Page - Microchip Technology

部件名 ANSELA
功能描述  Digitally Enhanced Power Analog Controller with Integrated Synchronous Driver
PDF  222 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

ANSELA 数据表(HTML) 12 Page - Microchip Technology

Back Button ANSELA Datasheet HTML 8Page - Microchip Technology ANSELA Datasheet HTML 9Page - Microchip Technology ANSELA Datasheet HTML 10Page - Microchip Technology ANSELA Datasheet HTML 11Page - Microchip Technology ANSELA Datasheet HTML 12Page - Microchip Technology ANSELA Datasheet HTML 13Page - Microchip Technology ANSELA Datasheet HTML 14Page - Microchip Technology ANSELA Datasheet HTML 15Page - Microchip Technology ANSELA Datasheet HTML 16Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 222 page
background image
MCP19111
DS22331A-page 12
 2013 Microchip Technology Inc.
2.1
Detailed Pin Functional
Description
2.1.1
GPA0 PIN
GPA0 is a general purpose TTL input or CMOS output
pin whose data direction is controlled in TRISGPA. An
internal weak pull-up and interrupt-on-change are also
available.
AN0 is an input to the A/D. To configure this pin to be
read by the A/D on channel 0, bits TRISA0 and ANSA0
must be set.
When the ATSTCON<BNCHEN> bit is set, this pin is
configured as the ANALOG_TEST function. It is a
buffered
output
of
the
internal
analog
signal
multiplexer. Signals present on this pin are controlled
by the BUFFCON register, see Register 8-2.
2.1.2
GPA1 PIN
GPA1 is a general purpose TTL input or CMOS output
pin whose data direction is controlled in TRISGPA. An
internal weak pull-up and interrupt-on-change are also
available.
AN1 is an input to the A/D. To configure this pin to be
read by the A/D on channel 1, bits TRISA1 and ANSA1
must be set.
When the MCP19111 is configured as a multiple output
or multi-phase MASTER or SLAVE, this pin is
configured
to
be
the
switching
frequency
synchronization
input
or
output,
CLKPIN.
See
Section 3.10.6
“Multi-Phase
System”
and
Section 3.10.7 “Multiple Output System” for more
information.
2.1.3
GPA2 PIN
GPA2 is a general purpose TTL input or CMOS output
pin whose data direction is controlled in TRISGPA. An
internal weak pull-up and interrupt-on-change are also
available.
AN2 is an input to the A/D. To configure this pin to be
read by the A/D on channel 2, bits TRISA2 and ANSA2
must be set.
When bit T0CS is set, the T0CKI function is enabled.
See
Section 23.0
“Timer0
Module”
for
more
information.
GPA2 can also be configured as an external interrupt
by setting of the INTE bit. See Section 15.2 “GPA2/
INT Interrupt” for more information.
2.1.4
GPA3 PIN
GPA3 is a general purpose TTL input or CMOS output
pin whose data direction is controlled in TRISGPA. An
internal weak pull-up and interrupt-on-change are also
available.
AN3 is an input to the A/D. To configure this pin to be
read by the A/D on channel 3, bits TRISA3 and ANSA3
must be set.
2.1.5
GPA4 PIN
GPA4 is a true open drain general purpose pin whose
data direction is controlled in TRISGPA. There is no
internal connection between this pin and device VDD,
making this pin ideal to be used as an SMBus Alert pin.
This pin does not have a weak pull-up, but interrupt-on-
change is available.
2.1.6
GPA5 PIN
GPA5 is a general purpose TTL input-only pin. An inter-
nal weak pull-up and interrupt-on-change are also
available.
For programming purposes, this pin is to be connected
to the MCLR pin of the serial programmer. See
Section 28.0
“In-Circuit
Serial
Programming™
(ICSP™)” for more information.
2.1.7
GPA6 PIN
GPA6 is a general purpose CMOS input/output pin
whose data direction is controlled in TRISGPA. An
interrupt-on-change is also available.
2.1.8
GPA7 PIN
GPA7 is a true open drain general purpose pin whose
data direction is controlled in TRISGPA. There is no
internal connection between this pin and device VDD.
This pin does not have a weak pull-up, but interrupt-on-
change is available.
When
the
MCP19111
is
configured
for
I2C
communication
(see
Section 27.2
“I2C
Mode
Overview”), GPA7 functions as the I2C clock, SCL.
2.1.9
GPB0 PIN
GPB0 is a true open drain general purpose pin whose
data direction is controlled in TRISGPB. There is no
internal connection between this pin and device VDD.
This
pin
does
not
have
a
weak
pull-up,
but
interrupt-on-change is available.
When
the
MCP19111
is
configured
for
I2C
communication
(see
Section 27.2
“I2C
Mode
Overview”), GPB0 functions as the I2C clock, SDA.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com