ANSELA datasheet(95/222 Pages) MICROCHIP

95 / 222 page

 2013 Microchip Technology Inc.

DS22331A-page 95

MCP19111

15.3.1.2

PIE2 Register

The PIE2 register contains the Peripheral Interrupt

Enable bits, as shown in Register 15-3.

Note 1: Bit PEIE of the INTCON register must be

set to enable any peripheral interrupt.

PIE2 – PERIPHERAL INTERRUPT ENABLE REGISTER 2

U-0

R/W-0

U-0

R/W-0

U-0

UVIE

—OCIE

OVIE

—

VINIE

—

bit 7

bit 0

Legend:

R = Readable bit

P = Programmable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 7

UVIE: Output Under Voltage Interrupt enable bit

= Enables the UV interrupt

= Disables the UV interrupt

bit 6

UNIMPLEMENTED: Read as '0'

bit 5

OCIE: Output Overcurrent Interrupt enable bit

= Enables the OC interrupt

= Disables the OC interrupt

bit 4

OVIE: Output Overvoltage Interrupt enable bit

= Enables the OV interrupt

= Disables the OV interrupt

bit 3-2

UNIMPLEMENTED: Read as '0'

bit 1

VINIE: VIN UVLO Interrupt Enable

= Enables the VIN UVLO interrupt

= Disables the VIN UVLO interrupt

bit 0

UNIMPLEMENTED: Read as '0'

ANSELA 数据表(PDF) 95 Page - Microchip Technology

ANSELA 数据表(HTML) 95 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

ANSELA 数据表(PDF) 95 Page - Microchip Technology

ANSELA 数据表(HTML) 95 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载