STM32F303VC datasheet(59/133 Pages) STMICROELECTRONICS

59 / 133 page

STM32F302xx/STM32F303xx

Electrical characteristics

Doc ID 023353 Rev 5

59/133

6.3.2

Operating conditions at power-up / power-down

The parameters given in Table 23 are derived from tests performed under the ambient

temperature condition summarized in Table 22.

6.3.3

Embedded reset and power control block characteristics

The parameters given in Table 24 are derived from tests performed under ambient

temperature and VDD supply voltage conditions summarized in Table 22.

Table 23.

Operating conditions at power-up / power-down

Symbol

Parameter

Conditions

Min

Max

Unit

tVDD

VDD rise time rate

∞

µs/V

VDD fall time rate

∞

tVDDA

VDDA rise time rate

∞

VDDA fall time rate

∞

Table 24.

Embedded reset and power control block characteristics

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

VPOR/PDR

(1)

The PDR detector monitors VDD and also VDDA (if kept enabled in the option bytes). The POR detector

monitors only VDD.

Power on/power down

reset threshold

Falling edge

1.8(2)

The product behavior is guaranteed by design down to the minimum VPOR/PDR value.

1.88

1.96

Rising edge

1.84

1.92

2.0

VPDRhyst

(1)

PDR hysteresis

tRSTTEMPO

(3)

Guaranteed by design, not tested in production

POR reset

temporization

1.5

2.5

4.5

STM32F303VC 数据表(PDF) 59 Page - STMicroelectronics

STM32F303VC 数据表(HTML) 59 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载