| 数据搜索系统,热门电子元器件搜索 |
|
STM32F303VC 数据表(PDF) 95 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F303VC 数据表(HTML) 95 Page - STMicroelectronics |
|
95 / 133 page ![]() STM32F302xx/STM32F303xx Electrical characteristics Doc ID 023353 Rev 5 95/133 Table 57. IWDG min/max timeout period at 40 kHz (LSI) (1) 1. These timings are given for a 40 kHz clock but the microcontroller’s internal RC frequency can vary from 30 to 60 kHz. Moreover, given an exact RC oscillator frequency, the exact timings still depend on the phasing of the APB interface clock versus the LSI clock so that there is always a full RC period of uncertainty. Prescaler divider PR[2:0] bits Min timeout (ms) RL[11:0]= 0x000 Max timeout (ms) RL[11:0]= 0xFFF /4 0 0.1 409.6 /8 1 0.2 819.2 /16 2 0.4 1638.4 /32 3 0.8 3276.8 /64 4 1.6 6553.6 /128 5 3.2 13107.2 /256 7 6.4 26214.4 Table 58. WWDG min-max timeout value @72 MHz (PCLK) Prescaler WDGTB Min timeout value Max timeout value 1 0 0.05687 (1) 1. Guaranteed by design, not tested in production. 3.6409 (1) 2 1 0.1137 (1) 7.2817 (1) 4 2 0.2275 (1) 14.564 (1) 8 3 0.4551 (1) 29.127 (1) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |