LSM9DS0 datasheet(56/74 Pages) STMICROELECTRONICS

56 / 74 page

LSM9DS0

56/74

DocID024763 Rev 2

AODR[3:0] is used to set the power mode and ODR selection. The following table indicates

all frequencies resulting from the combination of AODR[3:0].

8.40

CTRL_REG2_XM (21h)

Table 71. CTRL_REG1_XM description

AODR3-

AODR0

Acceleration data rate selection. Default value: 0000

(0000: power-down mode; others: refer to Table 72: Acceleration data rate configura-

tion)

BDU

Block data update for acceleration and magnetic data. Default value: 0

(0: continuous update; 1: output registers not updated until MSB and LSB have been

read)

AZEN

Acceleration Z-axis enable. Default value: 1

(0: Z-axis disabled; 1: Z-axis enabled)

AYEN

Acceleration Y-axis enable. Default value: 1

(0: Y-axis disabled; 1: Y-axis enabled)

AXEN

Acceleration X-axis enable. Default value: 1

(0: X-axis disabled; 1: X-axis enabled)

Table 72. Acceleration data rate configuration

AODR3

AODR2

AODR1

AODR0

Power mode selection

Power-down mode

3.125 Hz

6.25 Hz

12.5 Hz

25 Hz

50 Hz

100 Hz

200 Hz

400 Hz

800 Hz

1600 Hz

Table 73. CTRL_REG2_XM register

ABW1

ABW0

AFS2

AFS1

AFS0

AST1

AST0

SIM

LSM9DS0 数据表(PDF) 56 Page - STMicroelectronics

LSM9DS0 数据表(HTML) 56 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74

数据表下载