数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

AD9852ASQZ 数据表(PDF) 6 Page - Analog Devices

部件名 AD9852ASQZ
功能描述  CMOS 300 MSPS Complete DDS
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9852ASQZ 数据表(HTML) 6 Page - Analog Devices

Back Button AD9852ASQZ Datasheet HTML 2Page - Analog Devices AD9852ASQZ Datasheet HTML 3Page - Analog Devices AD9852ASQZ Datasheet HTML 4Page - Analog Devices AD9852ASQZ Datasheet HTML 5Page - Analog Devices AD9852ASQZ Datasheet HTML 6Page - Analog Devices AD9852ASQZ Datasheet HTML 7Page - Analog Devices AD9852ASQZ Datasheet HTML 8Page - Analog Devices AD9852ASQZ Datasheet HTML 9Page - Analog Devices AD9852ASQZ Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 52 page
background image
AD9852
Rev. E | Page 6 of 52
Test
AD9852ASVZ
AD9852ASTZ
Parameter
Temp
Level
Min
Typ
Max
Min
Typ
Max
Unit
Residual Phase Noise
(AOUT = 5 MHz, External Clock = 30 MHz,
REFCLK Multiplier Engaged at 10×)
1 kHz Offset
25°C
V
140
140
dBc/Hz
10 kHz Offset
25°C
V
138
138
dBc/Hz
100 kHz Offset
25°C
V
142
142
dBc/Hz
(AOUT = 5 MHz, External Clock = 300 MHz,
REFCLK Multiplier Bypassed)
1 kHz Offset
25°C
V
142
142
dBc/Hz
0 kHz Offset
25°C
V
148
148
dBc/Hz
100 kHz Offset
25°C
V
152
152
dBc/Hz
PIPELINE DELAYS3, 4, 5
DDS Core (Phase Accumulator and
Phase-to-Amp Converter)
25°C
IV
33
33
SYSCLK cycles
Frequency Accumulator
25°C
IV
26
26
SYSCLK cycles
Inverse Sinc Filter
25°C
IV
16
16
SYSCLK cycles
Digital Multiplier
25°C
IV
9
9
SYSCLK cycles
DAC
25°C
IV
1
1
SYSCLK cycles
I/O Update Clock (Internal Mode)
25°C
IV
2
2
SYSCLK cycles
I/O Update Clock (External Mode)
25°C
IV
3
3
SYSCLK cycles
MASTER RESET DURATION
25°C
IV
10
10
SYSCLK cycles
COMPARATOR INPUT CHARACTERISTICS
Input Capacitance
25°C
V
3
3
pF
Input Resistance
25°C
IV
500
500
kΩ
Input Current
25°C
I
± 1
± 5
± 1
± 5
μA
Hysteresis
25°C
IV
10
20
10
20
mV p-p
COMPARATOR OUTPUT CHARACTERISTICS
Logic 1 Voltage, High-Z Load
Full
VI
3.1
3.1
V
Logic 0 Voltage, High-Z Load
Full
VI
0.16
0.16
V
Output Power, 50 Ω Load, 120 MHz Toggle Rate
25°C
I
9
11
9
11
dBm
Propagation Delay
25°C
IV
3
3
ns
Output Duty Cycle Error6
25°C
I
−10
± 1
+10
−10
± 1
+10
%
Rise/Fall Time, 5 pF Load
25°C
V
2
2
ns
Toggle Rate, High-Z Load
25°C
IV
300
350
300
350
MHz
Toggle Rate, 50 Ω Load
25°C
IV
375
400
375
400
MHz
Output Cycle-to-Cycle Jitter7
25°C
IV
4.0
4.0
ps rms
COMPARATOR NARROW-BAND SFDR8
10 MHz (±1 MHz)
25°C
V
84
84
dBc
10 MHz (±250 MHz)
25°C
V
84
84
dBc
10 MHz (±50 kHz)
25°C
V
92
92
dBc
41 MHz (±1 MHz)
25°C
V
76
76
dBc
41 MHz (±250 kHz)
25°C
V
82
82
dBc
41 MHz (±50 kHz)
25°C
V
89
89
dBc
119 MHz (±1 MHz)
25°C
V
73
dBc
119 MHz (±250 kHz)
25°C
V
73
dBc
119 MHz (±50 kHz)
25°C
V
83
dBc
CLOCK GENERATOR OUTPUT JITTER8
5 MHz AOUT
25°C
V
23
23
ps rms
40 MHz AOUT
25°C
V
12
12
ps rms
100 MHz AOUT
25°C
V
7
7
ps rms



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com