AD9852ASQZ datasheet(30/52 Pages) AD

30 / 52 page

AD9852

Rev. E | Page 30 of 52

PLL Filter

The PLL FILTER pin (Pin 61) provides the connection for the

external zero-compensation network of the PLL loop filter. The

zero-compensation network consists of a 1.3 kΩ resistor in

series with a 0.01 μF capacitor. The other side of the network

should be connected as close as possible to Pin 60 (AVDD). For

optimum phase noise performance, the clock multiplier can be

bypassed by setting the bypass PLL bit in Control Register

Address 1E hex.

Differential REFCLK Enable

A high level on the DIFF CLK ENABLE pin enables the differential

clock inputs, REFCLK (Pin 69) and REFCLK (Pin 68). The min-

imum differential signal amplitude required is 400 mV p-p at

the REFCLK input pins. The center point or common-mode

range of the differential signal can range from 1.6 V to 1.9 V.

When Pin 64 (DIFF CLK ENABLE) is tied low, REFCLK (Pin 69)

is the only active clock input. This is referred to as single-ended

mode. In this mode, Pin 68 (REFCLK) should be tied low or high.

HIGH SPEED COMPARATOR

The comparator is optimized for high speed and has a toggle

rate greater than 300 MHz, low jitter, sensitive input, and built-

in hysteresis. It also has an output level of 1 V p-p minimum into

50 Ω or CMOS logic levels into high impedance loads. The com-

parator can be powered down separately to conserve power. This

comparator is used in clock-generator applications to square up

the filtered sine wave generated by the DDS.

POWER-DOWN

The programming registers allow several individual stages to be

powered down to reduce power consumption while maintaining

the functionality of the desired stages. These stages are identified in

the Register Layout table (Table 9) in the Address 1D hex section.

Power-down is achieved by setting the specified bits to logic high.

A logic low indicates that the stages are powered up.

Furthermore, and perhaps most importantly, the inverse sinc

filters and the digital multiplier stages can be bypassed to achieve

significant power reduction by programming the control regis-

ters in Address 20 hex. Again, logic high causes the stage to be

bypassed. Of particular importance is the inverse sinc filter

because this stage consumes a significant amount of power.

A full power-down occurs when all four PD bits in Control

consumption to approximately 10 mW (3 mA).

AD9852ASQZ 数据表(PDF) 30 Page - Analog Devices

AD9852ASQZ 数据表(HTML) 30 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

数据表下载