| 数据搜索系统,热门电子元器件搜索 |
|
AD9852ASQZ 数据表(PDF) 1 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9852ASQZ 数据表(HTML) 1 Page - Analog Devices |
|
1 / 52 page ![]() CMOS 300 MSPS Complete DDS AD9852 Rev. E Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibilityis assumedbyAnalogDevicesforitsuse,norforanyinfringements of patents or other rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 ©2002–2007 Analog Devices, Inc. All rights reserved. FEATURES 300 MHz internal clock rate FSK, BPSK, PSK, chirp, AM operation Dual integrated 12-bit D/A converters Ultrahigh speed comparator, 3 ps rms jitter Excellent dynamic performance 80 dB SFDR at 100 MHz (±1 MHz) AOUT 4× to 20× programmable reference clock multiplier Dual 48-bit programmable frequency registers Dual 14-bit programmable phase offset registers 12-bit programmable amplitude modulation and on/off output shaped keying function Single-pin FSK and BPSK data interfaces PSK capability via I/O interface Linear or nonlinear FM chirp functions with single pin frequency hold function Frequency ramped FSK <25 ps rms total jitter in clock generator mode Automatic bidirectional frequency sweeping Sin(x)/x correction Simplified control interface 10 MHz serial 2-wire or 3-wire SPI-compatible 100 MHz parallel 8-bit programming 3.3 V single supply Multiple power-down functions Single-ended or differential input reference clock Small, 80-lead LQFP or TQFP with exposed pad APPLICATIONS Agile LO frequency synthesis Programmable clock generator FM chirp source for radar and scanning systems Test and measurement equipment Commercial and amateur RF exciter FUNCTIONAL BLOCK DIAGRAM DIGITAL MULTIPLIERS SYSTEM CLOCK DAC RSET INV SINC FILTER I/O PORT BUFFERS COMPARATOR PROGRAMMING REGISTERS 4 × TO 20× REFCLK MULTIPLIER DIFF/SINGLE SELECT REFERENCE CLOCK IN FSK/BPSK/HOLD DATA IN BIDIRECTIONAL INTERNAL/EXTERNAL I/O UPDATE CLOCK READ WRITE SERIAL/ PARALLEL SELECT 6-BIT ADDRESS OR SERIAL PROGRAMMING LINES 8-BIT PARALLEL LOAD MASTER RESET +VS GND CLOCK OUT ANALOG IN OSK ANALOG OUT ANALOG OUT INTERNAL PROGRAMMABLE UPDATE CLOCK PROGRAMMABLE AMPLITUDE AND RATE CONTROL D Q CLK ÷2 INT EXT SYSTEM CLOCK REFCLK BUFFER SYSTEM CLOCK MUX DELTA FREQUENCY RATE TIMER SYSTEM CLOCK DELTA FREQUENCY WORD FREQUENCY TUNING WORD 1 FREQUENCY TUNING WORD 2 FIRST 14-BIT PHASE/OFFSET WORD SECOND 14-BIT PHASE/OFFSET WORD AM MODULATION 12-BIT DC CONTROL MUX SYSTEM CLOCK DDS CORE 12-BIT COSINE DAC 12-BIT CONTROL DAC I Q 12 MUX MUX SYSTEM CLOCK SYSTEM CLOCK 48 48 48 14 14 BUS 12 12 12 14 17 17 48 48 48 AD9852 MODE SELECT 2 3 Figure 1. |
类似零件编号 - AD9852ASQZ |
|
类似说明 - AD9852ASQZ |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |