数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ICS1889 数据表(PDF) 21 Page - Integrated Circuit Systems

部件名 ICS1889
功能描述  100Base-FX Integrated PHYceiverTM
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ICST [Integrated Circuit Systems]
网页  http://www.icst.com
标志 ICST - Integrated Circuit Systems

ICS1889 数据表(HTML) 21 Page - Integrated Circuit Systems

Back Button ICS1889 Datasheet HTML 17Page - Integrated Circuit Systems ICS1889 Datasheet HTML 18Page - Integrated Circuit Systems ICS1889 Datasheet HTML 19Page - Integrated Circuit Systems ICS1889 Datasheet HTML 20Page - Integrated Circuit Systems ICS1889 Datasheet HTML 21Page - Integrated Circuit Systems ICS1889 Datasheet HTML 22Page - Integrated Circuit Systems ICS1889 Datasheet HTML 23Page - Integrated Circuit Systems ICS1889 Datasheet HTML 24Page - Integrated Circuit Systems ICS1889 Datasheet HTML 25Page - Integrated Circuit Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 35 page
background image
21
ICS1889
Initialization & LED Pin Descriptions
A set of five pins is dual purpose. At power-up and reset they
define the MII PHY address of this ICS1889. Subsequent to
power-up and reset, they become LED status indicators. The
five pins are used to set the PHY address by connecting them
to Vss to indicate a logic one and ground to indicate a logic
zero. They must be connected to either Vss or ground using an
LED (see Figure xxx). At power-up or reset, the ICS1889 will
determine weather the pin is tied to ground or Vss and set the
appropriate value in the configuration register. It will then
determine the polarity of the signal required to drive the LED
and enter the status indicating mode. It will stay in this state
until a reset occurs.
PHY Address 4 - Receive Data LED (P4RD)
At power-up and reset this pin is sampled for a logic high or
zero. If a logic one is detected, a value of 16 is set in the
configuration register.
The ICS1889 sets this bit to the appropriate value to turn on
the LED when receive data is detected. This signal is sticky
and will ensure that a single packet will be seen. If the packet
stream is continuous, the LED will appear permanently on.
PHY Address 3 - Transmit Data LED (P3TD)
At power-up and reset this pin is sampled for a logic high or
zero. If a logic one is detected, a value of 8 is set in the
configuration register.
The ICS1889 sets this bit to the appropriate value to turn on
the LED when transmit data is detected. This signal is sticky
and will ensure that a single packet will be seen. If the packet
stream is continuous, the LED will appear permanently on.
PHY Address 2 - Link Integrity LED (P2LI)
At power-up and reset this pin is sampled for a logic high or
zero. If a logic one is detected, a value of 4 is set in the
configuration register.
The ICS1889 sets this bit to the appropriate value to turn on
the LED when the Link Integrity status is OK.
PHY Address 1 - Collision LED (P1CL)
At power-up and reset this pin is sampled for a logic high or
zero. If a logic one is detected, a value of 2 is set in the
configuration register.
The ICS1889 sets this bit to the appropriate value to turn on
the LED when a collision is detected. This signal is sticky and
will ensure that a single collision will be seen. If the collisions
are continuous, the LED will appear permanently on.
PHY Address 0 - Full Duplex LED (P0FD)
At power-up and reset this pin is sampled for a logic high or
zero. If a logic one is detected, a value of 1 is set in the
configuration register.
The ICS1889 sets this bit to the appropriate value to turn on
the LED when the Full Duplex mode is selected.
Priority (PRIO)
When connected to ground, this pin enables the Duplex
Enable Pin (DPEN) to select the duplex mode. When this pin
is high, DPEN becomes an output indicating the duplex mode
selected.
Duplex Enable (DPEN)
If the Priority pin (PRIO) is high, Duplex Enable (DPEN) is
an output indicating the selected duplex mode. A logic one
indicates full duplex and a logic zero indicates half duplex. If
the Priority Pin is grounded, this pin becomes an input that
sets the duplex mode, a logic one setting the full duplex mode
and a logic zero setting the half duplex mode.
Link Status (LSTA)
This signal indicates the status of the link monitor. A logic one
indicates that the link integrity is OK.
System Reset (SYSR)
When grounded for more than 80ns, this pin causes the
ICS1889 to enter a reset cycle. Upon completion of a reset, the
ICS1889 will be initialized to the same state as that following a
power-up cycle. If SYSR is held low, the ICS1889 remains in
the reset state.
Node/Repeater (NOD/REP)
When this input is logic zero, the device will default to Node
operation. SQE test will default to on.
When this input is logic one, the device will default to
Repeater operation. SQE test will default to off and Carrier
Sense will be determined by receive activity only.
The NOD/REP pin does not have a default configuration and
must be tied either to ground or supply.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com