PM0214 datasheet(13/245 Pages) STMICROELECTRONICS

13 / 245 page

DocID022708 Rev 4

13/245

PM0214

About this document

244

1.3

About the STM32 Cortex-M4 processor and core peripherals

The Cortex-M4 processor is a high performance 32-bit processor designed for the

microcontroller market. It offers significant benefits to developers, including:

•

outstanding processing performance combined with fast interrupt handling

•

enhanced system debug with extensive breakpoint and trace capabilities

•

efficient processor core, system and memories

•

ultra-low power consumption with integrated sleep modes

•

platform security robustness, with integrated memory protection unit (MPU).

The Cortex-M4 processor is built on a high-performance processor core, with a 3-stage

pipeline Harvard architecture, making it ideal for demanding embedded applications. The

processor delivers exceptional power efficiency through an efficient instruction set and

extensively optimized design, providing high-end processing hardware including IEEE754-

compliant single-precision floating-point computation, a range of single-cycle and SIMD

multiplication and multiply-with-accumulate capabilities, saturating arithmetic and dedicated

hardware division.

Figure 1. STM32 Cortex-M4 implementation

To facilitate the design of cost-sensitive devices, the Cortex-M4 processor implements

tightly-coupled system components that reduce processor area while significantly improving

interrupt handling and system debug capabilities. The Cortex-M4 processor implements a

version of the Thumb® instruction set based on Thumb-2 technology, ensuring high code

density and reduced program memory requirements. The Cortex-M4 instruction set

provides the exceptional performance expected of a modern 32-bit architecture, with the

high code density of 8-bit and 16-bit microcontrollers.

The Cortex-M4 processor closely integrates a configurable nested interrupt controller

(NVIC), to deliver industry-leading interrupt performance. The NVIC includes a non-

maskable interrupt (NMI), and provides up to 256 interrupt priority levels. The tight

PM0214 数据表(PDF) 13 Page - STMicroelectronics

PM0214 数据表(HTML) 13 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载