80C32EBAA datasheet(2/62 Pages) PHILIPS

2 / 62 page

Philips Semiconductors

Product specification

80C32/87C52

CMOS single-chip 8-bit microcontrollers

1996 Aug 16

853–1562 17195

DESCRIPTION

The Philips 80C32/87C52 is a high-performance microcontroller

fabricated with Philips high-density CMOS technology. The Philips

CMOS technology combines the high speed and density

characteristics of HMOS with the low power attributes of CMOS.

Philips epitaxial substrate minimizes latch-up sensitivity.

The 87C52 contains an 8k

× 8 EPROM and the 80C32 is ROMless.

Both contain a 256

× 8 RAM, 32 I/O lines, three 16-bit

counter/timers, a six-source, two-priority level nested interrupt

structure, a serial I/O port for either multi-processor

communications, I/O expansion or full duplex UART, and on-chip

oscillator and clock circuits.

In addition, the 80C32/87C52 has two software selectable modes of

power reduction—idle mode and power-down mode. The idle mode

freezes the CPU while allowing the RAM, timers, serial port, and

interrupt system to continue functioning. The power-down mode

saves the RAM contents but freezes the oscillator, causing all other

chip functions to be inoperative.

See 80C52/80C54/80C58 datasheet for ROM device specifications.

FEATURES

• 80C51 based architecture

• 8032 compatible

– 8k

× 8 EPROM (87C52)

– ROMless (80C32)

– 256

× 8 RAM

– Three 16-bit counter/timers

– Full duplex serial channel

– Boolean processor

• Memory addressing capability

– 64k ROM and 64k RAM

• Power control modes:

– Idle mode

– Power-down mode

• CMOS and TTL compatible

• Three speed ranges:

– 3.5 to 16MHz

– 3.5 to 24MHz

– 3.5 to 33MHz

• Five package styles

• Extended temperature ranges

• OTP package available

PIN CONFIGURATIONS

P1.0/T2

P1.1/T2EX

P1.2

P1.3

P1.4

P1.5

P1.6

RST

RxD/P3.0

TxD/P3.1

INT0/P3.2

INT1/P3.3

T0/P3.4

T1/P3.5

P1.7

WR/P3.6

RD/P3.7

XTAL2

XTAL1

VSS

P2.0/A8

P2.1/A9

P2.2/A10

P2.3/A11

P2.4/A12

P2.5/A13

P2.6/A14

P2.7/A15

PSEN

ALE/PROG

EA/VPP

P0.7/AD7

P0.6/AD6

P0.5/AD5

P0.4/AD4

P0.3/AD3

P0.2/AD2

P0.1/AD1

P0.0/AD0

VDD

CERAMIC

AND

PLASTIC

DUAL

IN-LINE

PACKAGE

SU00060

80C32EBAA 数据表(PDF) 2 Page - NXP Semiconductors

80C32EBAA 数据表(HTML) 2 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

数据表下载