数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

USB3370 数据表(PDF) 33 Page - Microchip Technology

部件名 USB3370
功能描述  Enhanced Single Supply Hi-Speed USB ULPI Transceiver
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

USB3370 数据表(HTML) 33 Page - Microchip Technology

Back Button USB3370 Datasheet HTML 29Page - Microchip Technology USB3370 Datasheet HTML 30Page - Microchip Technology USB3370 Datasheet HTML 31Page - Microchip Technology USB3370 Datasheet HTML 32Page - Microchip Technology USB3370 Datasheet HTML 33Page - Microchip Technology USB3370 Datasheet HTML 34Page - Microchip Technology USB3370 Datasheet HTML 35Page - Microchip Technology USB3370 Datasheet HTML 36Page - Microchip Technology USB3370 Datasheet HTML 37Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 75 page
background image
2012 - 2015 Microchip Technology Inc.
DS00001915B-page 33
USB3370
6.0
ULPI OPERATION
6.1
ULPI Introduction
The USB3370 uses the industry standard ULPI digital interface for communication between the transceiver and Link
(device controller). The ULPI interface is designed to reduce the number of pins required to connect a discrete USB
transceiver to an ASIC or digital controller. For example, a full UTMI+ Level 3 OTG interface requires 54 signals while
a ULPI interface requires only 12 signals.
The ULPI interface is documented completely in the “UTMI+ Low Pin Interface (ULPI) Specification Revision 1.1”. The
following sections describe the operating modes of the USB3370 digital interface.Enhanced Single Supply Hi-Speed
USB ULPI Transceiver
Figure 6-1 illustrates the block diagram of the ULPI digital functions. It should be noted that this USB3370 does not use
a “ULPI wrapper” around a UTMI+ PHY core as the ULPI specification implies.
The advantage of a “wrapper-less” architecture is that the USB3370 has a lower USB latency than a design which must
first register signals into the PHY’s wrapper before the transfer to the transceiver core. A low latency PHY allows a wrap-
per around a UTMI Link to be used and still make the required USB turn-around timing required by the USB 2.0 speci-
fication.
FIGURE 6-1:
ULPI DIGITAL BLOCK DIAGRAM
NOTE:
The ULPI interface
is a wrapperless
design.
POR
ULPI Register Array
Interrupt Control
Data[7:0]
High Speed TX
Full Speed TX
Low Speed TX
High Speed Data
Recovery
Full / LowSpeed
Data Recovery
ULPI Protocol
Block
HS Tx Data
FS/LS Tx Data
HS RX Data
FS/LS Data
DIR
NXT
STP
Tx Data
Rx Data
USB Transmit and Receive Logic
RESETB
Rid State
Machine
To RX
Analog
To TX
Analog
To
OTG
Analog
To USB
Analog



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com