数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

USB3370 数据表(PDF) 41 Page - Microchip Technology

部件名 USB3370
功能描述  Enhanced Single Supply Hi-Speed USB ULPI Transceiver
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

USB3370 数据表(HTML) 41 Page - Microchip Technology

Back Button USB3370 Datasheet HTML 37Page - Microchip Technology USB3370 Datasheet HTML 38Page - Microchip Technology USB3370 Datasheet HTML 39Page - Microchip Technology USB3370 Datasheet HTML 40Page - Microchip Technology USB3370 Datasheet HTML 41Page - Microchip Technology USB3370 Datasheet HTML 42Page - Microchip Technology USB3370 Datasheet HTML 43Page - Microchip Technology USB3370 Datasheet HTML 44Page - Microchip Technology USB3370 Datasheet HTML 45Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 75 page
background image
2012 - 2015 Microchip Technology Inc.
DS00001915B-page 41
USB3370
6.3.1.1.3
HS CHIRP Linestate Definition
There is also a third use of Linestate in HS Chirp where when the Host and Peripheral negotiate the from FS mode to
HS mode. While the transitions from K to J or SE0 are communicated to the Link through the Linestate information.
6.3.2
USB RECEIVER
The USB3370 ULPI receiver fully supports HS, FS, and LS transmit operations. In all three modes the receiver detects
the start of packet and synchronizes to the incoming data packet. In the ULPI protocol, a received packet has the priority
and will immediately follow register reads and RXCMD transfers. Figure 6-8 shows a basic USB packet received by the
USB3370 over the ULPI interface.
In Figure 6-8 the PHY asserts DIR to take control of the data bus from the Link. The assertion of DIR and NXT in the
same cycle contains additional information that Rxactive has been asserted. When NXT is de-asserted and DIR is
asserted, the RXCMD data is transferred to the Link. After the last byte of the USB receive packet is transferred to the
PHY, the linestate will return to idle.
The ULPI Full Speed receiver operates according to the UTMI / ULPI specification. In the Full Speed case, the NXT
signal will assert only when the Data bus has a valid received data byte. When NXT is low with DIR high, the RXCMD
is driven on the data bus.
In Full Speed, the USB3370 will not issue a Rxactive de-assertion in the RXCMD until the DP/DM linestate transitions
to idle. This prevents the Link from violating the two Full Speed bit times minimum turn around time.
TABLE 6-6:
USB LINESTATE DECODING IN HS CHIRP MODE
Linestate[1:0]
DP SE RX
DM SE RX
State
00
SE0
0
0
HS Squelch asserted
01
J
1
0
HS Squelch de-asserted & HS
differential Receiver = 1
10
K
0
1
HS Squelch de-asserted & HS
differential Receiver = 0
11
SE1
1
1
Invalid State
FIGURE 6-8:
ULPI RECEIVE IN SYNCHRONOUS MODE
DIR
CLK
DATA[7:0]
STP
NXT
Rxd
Cmd
Idle
Turn
around
PID
D1
Rxd
Cmd
D2
Turn
around



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com