数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

USB3370 数据表(PDF) 58 Page - Microchip Technology

部件名 USB3370
功能描述  Enhanced Single Supply Hi-Speed USB ULPI Transceiver
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

USB3370 数据表(HTML) 58 Page - Microchip Technology

Back Button USB3370 Datasheet HTML 54Page - Microchip Technology USB3370 Datasheet HTML 55Page - Microchip Technology USB3370 Datasheet HTML 56Page - Microchip Technology USB3370 Datasheet HTML 57Page - Microchip Technology USB3370 Datasheet HTML 58Page - Microchip Technology USB3370 Datasheet HTML 59Page - Microchip Technology USB3370 Datasheet HTML 60Page - Microchip Technology USB3370 Datasheet HTML 61Page - Microchip Technology USB3370 Datasheet HTML 62Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 58 / 75 page
background image
USB3370
DS00001915B-page 58
2012 - 2015 Microchip Technology Inc.
7.1.2.4
Carkit Interrupt Latch
Address = 21h (read only with auto-clear)
Note 7-3
rd: Read Only with auto clear
7.1.3
VENDOR REGISTER ACCESS
The vendor specific registers include the range from 30h to 3Fh. These can be accessed by the ULPI immediate register
read / write.
7.1.3.1
HS Compensation Register
Address = 31h (read / write)
The USB3370 is designed to meet the USB specifications and requirements when the DP and DM signals are properly
designed on the PCB. The DP and DM trace impedance should be 45ohm single ended and 90ohm differential. In cases
where the DP and DM traces are not able to meet these requirements the HS Compensation register can be used to
compensate for the losses in signal amplitude.
Field Name
Bit
Access
Default
Description
IdFloat Latch
0rd (Note 7-
3)
0b
Asserted if the state of the ID pin changes from non-
floating to floating while the IdFloatRise bit is enabled
or if the state of the ID pin changes from floating to
non-floating while the IdFloatFall bit is enabled.
VdatDet Latch
1rd
0b
If VdatDetIntEn is set and the VdatDet bit changes
state, this bit will be asserted.
CarDp Latch
2
rd
0b
Not Implemented. Reads as 0b.
RidConversionLatch
3rd
(Note 7-3)
0b
If RidIntEn is set and the state of the
RidConversionDone
bit changes from a 0 to 1 this bit
will be asserted.
Reserved
7:4
rd
0000b
Read only, 0.
Field Name
Bit
Access
Default
Description
VariSense
1:0
rd/w
00b
Used to lower the threshold of the squelch detector.
00: 100% (default)
01: 83%
10: 66.7%
11: 50%
Reserved
2
rd
0b
Read only, 0.
Reserved
3
rd
0b
Read only, 0.
PHYBoost
6:4
rd/w
000b
Used to change the output voltage of the Hi-Speed
transmitter
000: Nominal
001: +3.7%
010: +7.4%
011: +11.0%
100: +14.7%
101: +18.3%
110: +22.0%
111: +25.7%
Reserved
7
rd
0b
Read only, 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com