| 数据搜索系统,热门电子元器件搜索 |
|
USB3370 数据表(PDF) 10 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
USB3370 数据表(HTML) 10 Page - Microchip Technology |
|
10 / 75 page ![]() USB3370 DS00001915B-page 10 2012 - 2015 Microchip Technology Inc. 4.0 ELECTRICAL CHARACTERISTICS The following conditions are assumed unless otherwise specified: VDD33 = 3.0 to 3.6V; VDD18 = 1.6 to 2.0V; VSS = 0V; TA = -40C to +85C 4.1 Operating Current Note 4-1 ClockSuspendM bit = 0. Note 4-2 SessEnd, VbusVld, and IdFloat comparators disabled. STP Interface protection disabled. Note 4-3 REFCLK is OFF 4.2 Clock Specifications The model number for each frequency of REFCLK is provided in Product Identification System on page 73. Note 1: TSTART and TPREP are measured from the time when REFCLK and RESETB are both valid to when the USB3370 de-asserts DIR. 2: The USB3370 uses the AutoResume feature, Section 6.4.1.4, to allow a host start-up time of less than 1ms. Note 4-4 REFCLK with oscillator Input Note 4-5 Crystal Input TABLE 4-1: OPERATING CURRENT Parameter Symbol Conditions MIN TYP MAX Units Synchronous Mode Current (Default Configuration) IVBAT(SYNC) USB Idle 24 27 29 mA IVIO(SYNC) 23 7 mA Synchronous Mode Current (HS USB operation) IVBAT(HS) Active USB Transfer 33 35 37 mA IVIO(HS) 56 14 mA Synchronous Mode Current (FS/LS USB operation) IVBAT(FS) Active USB Transfer 25 28.5 30 mA IVIO(FS) 45 13 mA Serial Mode Current (FS/LS USB) Note 4-1 IVBAT(FS_S) 78 9 mA IVIO(FS_S) 00.1 0.7 mA USB UART Current Note 4-1 IVBAT(UART) 78 9 mA IVIO(UART) 00.1 0.7 mA Low Power Mode Note 4-2 Note 4-3 IVBAT(SUSPEND) VVBAT = 4.2V VVDDIO = 1.8V 29 32 83 uA IVIO(SUSPEND) 00 2 uA RESET Mode Note 4-3 IVBAT(RSTB) RESETB = 0 VVBAT = 4.2V VVDDIO = 1.8V 0.1 1 12 uA IVIO(RSTB) 00 7 uA TABLE 4-2: CLOCK SPECIFICATIONS Parameter Symbol Conditions MIN TYP MAX Units Suspend Recovery Time TSTART LPM Enable = 0 1.0 1.1 1.32 ms TSTART_LPM LPM Enable = 1 125 150 uS PHY Preparation Time 60MHz REFCLK TPREP LPM Enable = 0 1.0 1.1 1.32 ms TPREP_LPM LPM Enable = 1 125 150 uS CLKOUT Duty Cycle DCCLKOUT ULPI Clock Input Mode 45 55 % REFCLK Duty Cycle DCREFCLK 20 80 % REFCLK Frequency Accuracy FREFCLK -500 +500 PPM |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |