数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MCP8024 数据表(PDF) 10 Page - Microchip Technology

部件名 MCP8024
功能描述  Internal Bandgap Reference
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

MCP8024 数据表(HTML) 10 Page - Microchip Technology

Back Button MCP8024 Datasheet HTML 6Page - Microchip Technology MCP8024 Datasheet HTML 7Page - Microchip Technology MCP8024 Datasheet HTML 8Page - Microchip Technology MCP8024 Datasheet HTML 9Page - Microchip Technology MCP8024 Datasheet HTML 10Page - Microchip Technology MCP8024 Datasheet HTML 11Page - Microchip Technology MCP8024 Datasheet HTML 12Page - Microchip Technology MCP8024 Datasheet HTML 13Page - Microchip Technology MCP8024 Datasheet HTML 14Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 46 page
background image
MCP8024
DS20005228A-page 10
 2013 Microchip Technology Inc.
TEMPERATURE SPECIFICATIONS
Parameters
Sym.
Min.
Typ.
Max.
Units
Conditions
Temperature Ranges (Notes 1)
Specified Temperature Range
TA
-40
+150
°C
Operating Temperature Range
TA
-40
+150
°C
Storage Temperature Range
TA
-55
+150
°C
(Note 2)
Thermal Package Resistance
5mm x 5mm QFN-40
JA
JC
34
5.2
°C/W 4-Layer JC51-7 standard board,
natural convection
7mm x 7mm TQFP-48-EP
JA
JC
30
15
°C/W
Note 1:
The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable
junction temperature and the thermal resistance from junction to air (i.e., TA, TJ, JA). Exceeding the
maximum allowable power dissipation will cause the device operating junction temperature to exceed the
maximum 150°C rating. Sustained junction temperatures above 150°C can impact the device reliability.
2:
1000 hour cumulative maximum for OTP data retention (typical).
ESD, SUSCEPTIBILITY, SURGE, AND LATCH-UP TESTING
Parameter
Standard and Test Condition
Value
Input voltage surges
ISO 16750-2
28V for 1 minute,
45V for 0.5 seconds
ESD HBM with 1.5 k
 / 100 pF
ESD-STM5.1-2001
JESD22-A114E 2007
CEI/IEC 60749-26: 2006
AEC-Q100-002-Ref_D
+4 kV
ESD CDM (Charged Device Model, field-
induced method – replaces machine-model
method)
ESD-STM5.3.1-1999
+750 V all pins
Latch-up Susceptibility
AEC Q100-004, 150°C
>100 mA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com