CS9210 datasheet(9/39 Pages) NSC

9 / 39 page

Revision 3.2

www.national.com

Signal Definitions (Continued)

2.2.2

Serial Interface Signals

Signal Name

Pin No.

Type

(Drive)

Description

SCLK

Serial Interface Clock

This input signal is the clock for the serial control interface. The other

serial interface signals (SDIN, SCS, SDO) are synchronous to this sig-

nal.

SDIN

Serial Data Input

This is the data input line for the serial control interface. Input data is

serialized on this pin, including the command stream for register reads

and writes.

SDO

(6 mA)

Serial Data Output

This is the data output line for the serial control interface. Output data

is serialized on this pin in response to register read commands.

SCS

Serial Chip Select

This active high chip select indicates when valid data is being clocked

in or out via the SDIN/SDO pins.

2.2.3

Flat Panel Interface Signals

Signal Name

Pin No.

Type

(Drive)

Description

127

(12 mA)

Latch Pulse

This is the line pulse or latch pulse for the flat panel data, indicating

the output data is not valid, a display line has ended and another is

about to start.

Depending on the type of panel being interfaced, this signal can also

be referred to as CL1 or LINE.

SHFCLK

110

(12 mA)

Panel Clock (Shift Clock)

This is the shift clock or pixel clock for the flat panel data. This signal is

used to clock pixel data into the LCD panel.

Depending on the type of panel being interfaced, this signal can also

be referred to as CL2 or SHIFT.

FLM

123

(12 mA)

First Line Marker

This is the frame pulse for the flat panel data indicating the output data

is not valid, and one display frame has ended and another is about to

start.

Depending on the type of panel being interfaced, this signal can also

be referred to as FP or FRAME.

UD[11:0]

122-111

(12 mA)

Upper Scan Data

These outputs are the upper panel pixel data bus to the DSTN LCD

panel. Its format is dependent on the display mode configured for the

LCD panel. Refer to Section 3.1 “Mode Selection” on page 12.

LD[11:0]

107-96

(12 mA)

Lower Scan Data

These outputs are the lower panel pixel data bus to the DSTN LCD

panel. Its format is dependent on the display mode configured for the

LCD panel. Refer to Section 3.1 “Mode Selection” on page 12.

CS9210 数据表(PDF) 9 Page - National Semiconductor (TI)

CS9210 数据表(HTML) 9 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39

数据表下载

链接网址

CS9210 数据表(PDF) 9 Page - National Semiconductor (TI)

CS9210 数据表(HTML) 9 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39

数据表 下载

链接网址

数据表下载