TAS3208IPZP datasheet(28/79 Pages) TI1

28 / 79 page

I C Sub Address x 0C

S Slave Addr

Sub Addr

Ack

Ack WDE

See Note A

Res

Reset

“0” (default state) enables

watchdog timer

GPIO IN/OUT GPIO DIR

Ack

GPIOMICROCOUNT

MS BYTE

GPIOMICROCOUNT

LS BYTE

Ack

GPIO_samp_int

Watchdog Timer

MICRO_CLK

Data_IN_OUT

Data Path

Switch

Sampling

Logic

Decode 2^16

8051 uC Firmware

8051 uControl

Down Counter

GPIO1

ENB

GPIO1

ENB

TAS3208

SLES201E

– JANUARY 2007 – REVISED MARCH 2011

www.ti.com

Watchdog Timer

There is a hardware watchdog timer in the TAS3208 that can be programmed in the customer application code

to monitor the microprocessor activity. If the watchdog timer expires, it will generate a reset to the 8051

microprocessor. GPIOMICROCOUNT, in subaddress 0x0C, is used in order to trigger GPIO and the monitoring

to the DSP diagnostic count. Because of this, the value selected for GPIOMICROCOUNT must be chosen to

provide a good tradeoff of between micro overheard and adequate execution frequency of these processes. The

default value for this counter is 0x5820 which corresponds to a period of 1.25 ms.

Figure 18 shows the GPIO register, the GPOI interface, and a typical user application code implementation of the

watchdog timer reset.

Determines how many consecutive logic 0 samples (where each sample is spaced by GPIOMICROCOUNT

Micro_clks) are required to read a logic 0 on a GPIO input port

Figure 18. GPIO Ports

Submit Documentation Feedback

Product Folder Link(s): TAS3208

TAS3208IPZP 数据表(PDF) 28 Page - Texas Instruments

TAS3208IPZP 数据表(HTML) 28 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

数据表下载