数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TAS3208IPZP 数据表(PDF) 31 Page - Texas Instruments

Click here to check the latest version.
部件名 TAS3208IPZP
功能描述  DIGITAL AUDIO PROCESSOR WITH ANALOG INTERFACE
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TAS3208IPZP 数据表(HTML) 31 Page - Texas Instruments

Back Button TAS3208IPZP Datasheet HTML 27Page - Texas Instruments TAS3208IPZP Datasheet HTML 28Page - Texas Instruments TAS3208IPZP Datasheet HTML 29Page - Texas Instruments TAS3208IPZP Datasheet HTML 30Page - Texas Instruments TAS3208IPZP Datasheet HTML 31Page - Texas Instruments TAS3208IPZP Datasheet HTML 32Page - Texas Instruments TAS3208IPZP Datasheet HTML 33Page - Texas Instruments TAS3208IPZP Datasheet HTML 34Page - Texas Instruments TAS3208IPZP Datasheet HTML 35Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 79 page
background image
Stop
Condition
Acknowledge
Acknowledge
I C Device Address
and
2
Read/Write Bit
I C Device Address
and
2
Read/Write Bit
Sub Address
First Data Byte
Other Data Bytes
Last Data Byte
Acknowledge
Acknowledge
Acknowledge
Not
Acknowledge
A7
SS
A0
A0
D0
Ack
R/W Ack
D7
D7
D7
D0
Ack
Ack
D0
SS
A6
Ack
A6
SS
A0
SS
SS
SS
R/W Ack
Start
Condition
Repeat Start
Condition
TAS3208
www.ti.com
SLES201E
– JANUARY 2007 – REVISED MARCH 2011
If the master device issues more data received acknowledges than required to receive the data for a given
subaddress, the master device simply receives complete or partial sets of data, depending on how many data
received acknowledges are issued from the subaddress(es) that follow. I2C read transactions, both sequential
and random, can impose wait states.
For the standard I2C mode (SCL = 100 kHz), worse-case wait state times for an 8-MHz microprocessor clock is
on the order of 2
µs. Nominal wait state times for the same 8-MHz microprocessor clock is on the order of 1 µs.
For the fast I2C mode (SCL = 400 kHz) and the same 8-MHz microprocessor clock, worse-case wait state times
can extend up to 10.5
µs in duration. Nominal wait state times for this same case lie in a range from 2 µs to 4.6
µs. Increasing the microprocessor clock frequency lowers the wait state times and for the standard I2C mode, a
higher microprocessor clock can totally eliminate the presence of wait states.
For example, increasing the microprocessor clock to 16 MHz results in no wait states. For the fast I2C mode,
higher microprocessor clocks shortens the wait state times encountered, but does not totally eliminate their
presence.
I2C Master-Mode Operation
I2C master-mode operation is enabled following a reset or power-on reset.
The TAS3208 uses the master mode to download from EEPROM the memory contents for:
Microprogram memory
Micro extended memory
DSP program memory
DSP coefficient memory
DSP data memory
The TAS3208, when operating as an I2C master, can execute a complete download of any internal memory or
any section of any internal memory without requiring any wait states.
When the TAS3208 operates as an I2C master, it generates a repeated Start without an intervening Stop
command while downloading program and memory DATA from an external EEPROM. When a repeated Start is
sent to the EEPROM in read mode, the EEPROM enters a sequential read mode to quickly transfer large blocks
of data.
Figure 22. Multiple-Byte Read Transfer
The TAS3208 will query the bus for an I2C EEPROM at an address 1010xxx. The value xxx can be chip selects,
other information, or don
’t cares depending on the EEPROM selected.
The first act of the TAS3208 as master will be to transmit a Start condition along with the device address of the
I2C EEPROM, with the read/write bit cleared (0) to indicate a write. The EEPROM acknowledges the address
byte and the TAS3208 sends a subaddress byte, which the EEPROM will acknowledge. Most EEPROMs have at
least 2-byte addresses and will acknowledge as many as are appropriate. At this point, the EEPROM sends a
last acknowledge and becomes a slave transmitter. The TAS3208 acknowledges each byte repeatedly to
continue reading each data byte that is stored in memory.
The memory load information starts with reading the header and data information that starts at subaddress 0 of
the EEPROM. This information must be stored in a sequential memory addresses with no intervening gaps. The
data block is contiguous blocks of data that immediately follow the headers' locations. The TAS3208 memory
data can be stored and loaded in (almost) any order. Additionally this addressing scheme permits portions of the
TAS3208 internal memories to be loaded.
Copyright
© 2007–2011, Texas Instruments Incorporated
Submit Documentation Feedback
31
Product Folder Link(s): TAS3208



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com