TAS3208IPZP datasheet(29/79 Pages) TI1

29 / 79 page

Start

(by master)

Acknowledge

(by TAS3208)

(See Note A)

Start Condition

I2C_SDA

while I2C_SCL = 1

↓

MSB

MSB–1

MSB–2

LSB

Stop Condition

I2C_SDA

while I2C_SCL = 1

↑

Acknowledge

(by receiver)

Acknowledge

(by receiver)

Read or Write

(by master)

Stop

(by master)

I2C_SDA

I2C_SCL

Data Byte

(by transmitter)

Slave Address

(By master)

Data Byte

(by transmitter)

TAS3208

www.ti.com

SLES201E

– JANUARY 2007 – REVISED MARCH 2011

2C Control Interface

General I2C Transactions

The M8051 microprocessor receives and distributes I2C data to the I2C bus controllers, and participates in most

I2C processing tasks requiring multiframe processing cycles. The master and slave interfaces do not operate

simultaneously.

The I2C communication protocol for the I2C slave mode is shown in Figure 19.

Bits CS1 and CS0 in the TAS3208 slave address are compared to the logic levels on pins CS0 and CS1 for address

verification. This provides the ability to address up to four TAS3208 chips on the same I2C bus.

Figure 19. I2C Slave-Mode Communication Protocol

The I2C bus employs two signals

– SDA (data) and SCL (clock) – to communicate between integrated circuits in

a system. Data is transferred on the bus serially one bit at a time. The address and data be transferred in byte

(8-bit) format with the MSB transferred first. In addition, each byte transferred on the bus is acknowledged by the

receiving device with an acknowledge bit. Each transfer operation begins with the master device driving a Start

condition on the bus and ends with the master device driving a Stop condition on the bus. The bus uses

transitions on the data (SDA) terminal while the clock is HIGH to indicate Start and Stop conditions. A

HIGH-to-LOW transition on SDA indicates a Start, and a LOW-to-HIGH transition indicates a Stop. Normal data

bit transitions must occur within the low time of the clock period. The master generates the 7-bit slave address

and the read/write (R/W) bit to open communication with another device and then waits for an acknowledge

condition. The slave holds SDA LOW during the acknowledge clock period to indicate an acknowledgement.

When this occurs, the master transmits the next byte of the sequence. Each device is addressed by a unique

7-bit slave address plus R/W bit (1 byte). All compatible devices share the same signals via a bidirectional bus

using a wired-AND connection. An external pullup resistor must be used for the SDA and SCL signals to set the

HIGH level for the bus.

There is no limit on the number of bytes that can be transmitted between Start and Stop conditions. When the

last word transfers, the master generates a Stop condition to release the bus.

A read transaction requires that the master device first issue a write transaction to give the TAS3208 the

subaddress to be used in the read transaction that follows. This subaddress assignment write transaction is then

followed by the read transaction. For write transactions, the subaddress is supplied in the first byte of data

written, and this byte is followed by the data to be written. For write transactions, the subaddress must always be

included in the data written. There cannot be a separate write transaction to supply the subaddress, as was

required for read transactions. If a subaddress assignment's only write transaction is followed by a second write

transaction supplying the data, erroneous behavior results. The first byte in the second write transaction is

interpreted by the TAS3208 as another subaddress replacing the one previously written.

Submit Documentation Feedback

Product Folder Link(s): TAS3208

TAS3208IPZP 数据表(PDF) 29 Page - Texas Instruments

TAS3208IPZP 数据表(HTML) 29 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

数据表下载

链接网址

TAS3208IPZP 数据表(PDF) 29 Page - Texas Instruments

TAS3208IPZP 数据表(HTML) 29 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

数据表 下载

链接网址

数据表下载