TNETV2501INPGF datasheet(21/197 Pages) TI1

21 / 197 page

Introduction

December 2002 − Revised November 2008

SPRS206K

2.3

Signal Descriptions

Table 2−4 lists each signal, function, and operating mode(s) grouped by function. See Section 2.2, Pin

Assignments, for exact pin locations based on package type.

Table 2−4. Signal Descriptions

Name

Multiplexed

Signal Name

Type†

Other‡

Function

Parallel Port − Address Bus

A[21:18]

I/O/Z

C, D, E,

F, G, H,

The A[21:18] pins of the Parallel Port serve one of two functions: parallel general-purpose

input/output (PGPIO) signals PGPIO[3:0] or external memory interface (EMIF) address

bus signals EMIF.A[21:18]. The function of the A[21:18] pins is determined by the state of

the GPIO6 pin during reset. The A[21:18] pins are set to PGPIO[3:0] if GPIO6 is low during

reset. The A[21:18] pins are set to EMIF.A[21:18] if GPIO6 is high during reset. The

function of the A[21:18] pins will be set once the device is taken out of reset (RESET pin

transitions from a low to high state).

The A[21:18] bus includes bus holders to reduce the static power dissipation caused by

floating, unused pins. The bus holders also eliminate the need for external bias resistors

on unused pins. When the bus goes into a high-impedance state, the bus holders keep the

address bus at the logic level that was most recently driven. The bus holders are enabled

at reset and can be enabled/disabled through the External Bus Control Register (XBCR).

PGPIO[3:0]

I/O/Z

Parallel general-purpose I/O. PGPIO[3:0] is selected if GPIO6 is low during reset. The

PGPIO[3:0] signals are configured as inputs after reset.

EMIF.A[21:18]

O/Z

EMIF address bus. EMIF.A[21:18] is selected if GPIO6 is high during reset. The

EMIF.A[21:18] signals are in a high-impedance state during reset and are configured as

outputs after reset with an output value of 0.

A[17:2]

I/O/Z

C, D, E,

F, M

The A[17:2] pins of the Parallel Port serve one of two functions: external memory interface

(EMIF) address bus signals EMIF.A[17:2] or reserved pins. The function of the A[17:2]

pins is determined by the state of the GPIO6 pin during reset. The A[17:2] pins are

reserved if GPIO6 is low during reset. The A[17:2] pins are set to EMIF.A[17:2] if GPIO6 is

high during reset. The function of the A[17:2] pins will be set once the device is taken out of

reset (RESET pin transitions from a low to high state).

The A[17:2] bus includes bus holders to reduce the static power dissipation caused by

floating, unused pins. The bus holders also eliminate the need for external bias resistors

on unused pins. When the bus goes into a high-impedance state, the bus holders keep the

address bus at the logic level that was most recently driven. The bus holders are enabled

at reset and can be enabled/disabled through the External Bus Control Register (XBCR).

Reserved

Reserved pins. These pins are reserved when GPIO6 is low during reset.

EMIF.A[17:2]

O/Z

EMIF address bus. EMIF.A[17:2] is selected when GPIO6 is high during reset. The

EMIF.A[17:2] signals are in a high-impedance state during reset and are configured as

outputs after reset with an output value of 0.

† I = Input, O = Output, S = Supply, Z = High impedance

‡ Other Pin Characteristics:

A − Internal pullup [always enabled]

B − Internal pulldown [always enabled]

C − Hysteresis input

D − Pin has bus holder, it can be enabled/disabled through the External Bus Control Register (XBCR) [enabled by default].

E − Pin is high impedance in HOLD mode (due to HOLD pin). The EKxHZ bits in the EMIF Global Control Registers (EGCR1, EGCR2)

determine the state of the ECLKOUTx signals during HOLD mode. If EKxHZ = 0, ECLKOUTx continues clocking during HOLD mode.

If EKxHZ = 1, ECLKOUTx goes to high impedance during HOLD mode.

F − Pin is high impedance in OFF mode (TRST = 0, EMU0 = 1, and EMU1/OFF = 0).

G − Pin can be configured as a general-purpose input.

H − PIn can be configured as a general-purpose output.

− Pin has an internal pullup, it can be enabled/disabled through the External Bus Control Register (XBCR) [enabled by default].

K − Pin has an internal pulldown, it can be enabled/disabled through the External Bus Control Register (XBCR) [enabled by default].

− Fail-safe pin

M − Pin is in high-impedance during reset (RESET pin is low)

TNETV2501INPGF 数据表(PDF) 21 Page - Texas Instruments

TNETV2501INPGF 数据表(HTML) 21 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

TNETV2501INPGF 数据表(PDF) 21 Page - Texas Instruments

TNETV2501INPGF 数据表(HTML) 21 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载