数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TNETV2501INPGF 数据表(PDF) 46 Page - Texas Instruments

Click here to check the latest version.
部件名 TNETV2501INPGF
功能描述  Fixed-Point Digital Signal Processor
PDF  197 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TNETV2501INPGF 数据表(HTML) 46 Page - Texas Instruments

Back Button TNETV2501INPGF Datasheet HTML 42Page - Texas Instruments TNETV2501INPGF Datasheet HTML 43Page - Texas Instruments TNETV2501INPGF Datasheet HTML 44Page - Texas Instruments TNETV2501INPGF Datasheet HTML 45Page - Texas Instruments TNETV2501INPGF Datasheet HTML 46Page - Texas Instruments TNETV2501INPGF Datasheet HTML 47Page - Texas Instruments TNETV2501INPGF Datasheet HTML 48Page - Texas Instruments TNETV2501INPGF Datasheet HTML 49Page - Texas Instruments TNETV2501INPGF Datasheet HTML 50Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 197 page
background image
Functional Overview
46
December 2002 − Revised November 2008
SPRS206K
3.3.3 External Bus Selection Register (XBSR)
The External Bus Selection Register controls the mode of the Parallel Port Mux and Host Port Mux. The
Parallel Port Mux can be configured to support the 32-bit EMIF or to support parallel general-purpose I/O. The
Host Port Mux can be configured to support the HPI in 8-bit (multiplexed) mode or parallel general-purpose
I/O (PGPIO).
The XBSR configures the Parallel Port Mux and the Host Port Mux at reset based on the state of the GPIO6
pin at reset. When GPIO6 is high at reset, the Parallel Port Mux will be configured to support the 32-bit EMIF
and the Host Port Mux will be configured to support the HPI in 8-bit (multiplexed) mode. When GPIO6 is low
at reset, both the Parallel Port Mux and the Host Port Mux will be configured to support parallel
general-purpose I/O; the EMIF and HPI will be disabled in this mode. The Paralle/Host Port Mux Mode bit of
the XBSR will reflect the mode selected for the Parallel and Host Port Muxes.
The clock to the EMIF module is disabled automatically when this module is not selected through the External
Bus Selection Register. Note that any accesses to disabled modules will result in a bus error if the PERITOEN
bit of the Time-Out Control Register is set to 1.
15
8
Reserved
R, 00000000
7
4
32
10
Reserved
Reserved
(see NOTE)
Reserved
(see NOTE)
Reserved
Parallel /Host
Port Mux
Mode
R, 0000
R/W, 0
R/W, 0
R, 0
R/W, GPIO6
LEGEND: R = Read, W = Write, n = value at reset
NOTE: This reserved bit must be kept as zero during any writes to XBSR.
Figure 3−3. External Bus Selection Register Layout (0x6C00)
† Modifying the XBSR to change the mode of the Parallel Port Mux and Host Port Mux after the 5501 has been brought out of reset is not
supported.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com