TNETV2501INPGF datasheet(97/197 Pages) TI1

97 / 197 page

Functional Overview

December 2002 − Revised November 2008

SPRS206K

3.11.2.3

Parallel GPIO Data Register 0 (PGPIODAT0)

IO15DAT

IO14DAT

IO13DAT

IO12DAT

IO11DAT

IO10DAT

IO9DAT

IO8DAT

R/W, pin

IO7DAT

IO6DAT

IO5DAT

IO4DAT

IO3DAT

IO2DAT

IO1DAT

IO0DAT

R/W, pin

LEGEND: R = Read, W = Write, n = value at reset, pin = the reset value depends on the signal level on the corresponding I/O pin.

Figure 3−36. Parallel GPIO Data Register 0 Layout (0x4402)

Table 3−38. Parallel GPIO Data Register 0 Bit Field Description†

BIT NAME

BIT NO.

ACCESS

RESET VALUE

DESCRIPTION

IOxDAT

15−0

R/W

Depends on the signal level on

the corresponding I/O pin

Data bits that are used to either control the level of the

corresponding I/O pins configured as output pins or to

monitor the level of the corresponding I/O pins configured

as input pins. The function of the data register bits is

determined by the setting of the direction register bits. See

Table 3−35, TMS320VC5501 PGPIO Cross-Reference to

determine which device pins correspond to the PGPIO

pins.

If IOxEN = 0 and IOxDIR = 0, then IOxDAT is used to read

the value of the PGPIOx pin:

IOxDAT = 0:

PGPIOx pin is read as a low

IOxDAT = 1:

PGPIOx pin is read as a high

If IOxEN = 1 and IOxDIR = 1, then IOxDAT is used to set

the value of the PGPIOx pin:

IOxDAT = 0:

Set PGPIOx pin to low

IOxDAT = 1:

Set PGPIOx pin to high

Note that other combinations of IOxEN and IOxDIR are

not supported—i.e., IOxEN and IOxDIR must always be

set to the same value.

† x = value from 0 to 15

TNETV2501INPGF 数据表(PDF) 97 Page - Texas Instruments

TNETV2501INPGF 数据表(HTML) 97 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载