数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TNETV2501INPGF 数据表(PDF) 70 Page - Texas Instruments

Click here to check the latest version.
部件名 TNETV2501INPGF
功能描述  Fixed-Point Digital Signal Processor
PDF  197 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TNETV2501INPGF 数据表(HTML) 70 Page - Texas Instruments

Back Button TNETV2501INPGF Datasheet HTML 66Page - Texas Instruments TNETV2501INPGF Datasheet HTML 67Page - Texas Instruments TNETV2501INPGF Datasheet HTML 68Page - Texas Instruments TNETV2501INPGF Datasheet HTML 69Page - Texas Instruments TNETV2501INPGF Datasheet HTML 70Page - Texas Instruments TNETV2501INPGF Datasheet HTML 71Page - Texas Instruments TNETV2501INPGF Datasheet HTML 72Page - Texas Instruments TNETV2501INPGF Datasheet HTML 73Page - Texas Instruments TNETV2501INPGF Datasheet HTML 74Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 70 / 197 page
background image
Functional Overview
70
December 2002 − Revised November 2008
SPRS206K
3.9.5.4
PLL Divider1 Register (PLLDIV1) for SYSCLK1
This register controls the value of the divider D1 for SYSCLK1. It is in both the BYPASS and PLL paths.
15
14
8
D1EN
Reserved
R/W, 1
R, 0000000
75
4
0
Reserved
PLLDIV1
R, 000
R/W, 00011
LEGEND: R = Read, W = Write, n = value at reset
Figure 3−18. PLL Divider 1 Register Layout (0x1C8C)
Table 3−15. PLL Divider 1 Register Bit Field Description
BIT NAME
BIT NO.
ACCESS
RESET VALUE
DESCRIPTION
D1EN
15
R/W
1
Divider D1 enable
D1EN = 0:
Divider 1 disabled
D1EN = 1:
Divider 1 enabled
Reserved
14:5
R
0000000000
Reserved. Reads return 0. Writes have no effect.
PLLDIV1
4:0
R/W
00011
Divider D1 ratio (SYSCLK1 divider)
PLLDIV1 = 00000:
Divide by 1
PLLDIV1 = 00001:
Divide by 2
PLLDIV1 = 00010:
Reserved
PLLDIV1 = 00011:
Divide by 4
PLLDIV1 = 00100−11111: Reserved
3.9.5.5
PLL Divider2 Register (PLLDIV2) for SYSCLK2
This register controls the value of the divider D2 for SYSCLK2. It is in both the BYPASS and PLL paths.
15
14
8
D2EN
Reserved
R/W, 1
R, 0000000
75
4
0
Reserved
PLLDIV2
R, 000
R/W, 00011
LEGEND: R = Read, W = Write, n = value at reset
Figure 3−19. PLL Divider 2 Register Layout (0x1C8E)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com