 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
TNETV2501INPGF 数据表(PDF) 35 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TNETV2501INPGF 数据表(HTML) 35 Page - Texas Instruments |
|
|
35 / 197 page  Introduction 35 December 2002 − Revised November 2008 SPRS206K Table 2−4. Signal Descriptions (Continued) Pin Name Function Other‡ Pin Type† Multiplexed Signal Name UART Pins TX O UART transmit data output. The UART.TX signal outputs a value of 1 during and after reset. RX I UART receive data input I2C Pins SCL I/O/Z C, F, M I2C clock bidirectional port. (Open collector I/O) SDA I/O/Z C, F, M I2C data bidirectional port. (Open collector I/O) Timer Pins TIM0 I/O/Z F, G, H, M Input/Output pin for Timer 0. The TIM0 pin can be configured as an output or an input via the Timer Signal Selection Register (TSSR).When configured as an output, the TIM0 pin can signal a pulse or a change of state when the Timer 0 count matches its period. When configured as an input, the TIM0 pin can be used to provide the clock source for Timer 0 (external clock source mode) or it can be used to start/stop the timer from counting (clock gating mode). This pin can also be used as general-purpose I/O. The TIM0 pin is configured as an input after reset. TIM1 I/O/Z F, G, H, M Input/Output pin for Timer 1. The TIM1 pin can be configured as an output or an input via the Timer Signal Selection Register (TSSR).When configured as an output, the TIM1 pin can signal a pulse or a change of state when the Timer 1 count matches its period. When configured as an input, the TIM1 pin can be used to provide the clock source for Timer 1 (external clock source mode) or it can be used to start/stop the timer from counting (clock gating mode). This pin can also be used as general-purpose I/O. The TIM1 pin is configured as an input after reset. Supply Pins VSS S Digital Ground. Dedicated ground for the device. CVDD S Digital Power, + VDD. Dedicated power supply for the core CPU. PVDD S Digital Power, + VDD. Dedicated power supply for the PLL module. NC No Connect DVDD S Digital Power, + VDD. Dedicated power supply for the I/O pins. † I = Input, O = Output, S = Supply, Z = High impedance ‡ Other Pin Characteristics: A − Internal pullup [always enabled] B − Internal pulldown [always enabled] C − Hysteresis input D − Pin has bus holder, it can be enabled/disabled through the External Bus Control Register (XBCR) [enabled by default]. E − Pin is high impedance in HOLD mode (due to HOLD pin). The EKxHZ bits in the EMIF Global Control Registers (EGCR1, EGCR2) determine the state of the ECLKOUTx signals during HOLD mode. If EKxHZ = 0, ECLKOUTx continues clocking during HOLD mode. If EKxHZ = 1, ECLKOUTx goes to high impedance during HOLD mode. F − Pin is high impedance in OFF mode (TRST = 0, EMU0 = 1, and EMU1/OFF = 0). G − Pin can be configured as a general-purpose input. H − PIn can be configured as a general-purpose output. J − Pin has an internal pullup, it can be enabled/disabled through the External Bus Control Register (XBCR) [enabled by default]. K − Pin has an internal pulldown, it can be enabled/disabled through the External Bus Control Register (XBCR) [enabled by default]. L − Fail-safe pin M − Pin is in high-impedance during reset (RESET pin is low) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
