| 数据搜索系统,热门电子元器件搜索 |
|
CS7654 数据表(PDF) 56 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS7654 数据表(HTML) 56 Page - Cirrus Logic |
|
56 / 62 page ![]() CS7654 56 Power Supply Connection VDD - Power Supply, PINS 8, 40. Positive digital supplies. Nominally +5 volts. VDD_BG, VDD_DAC, VDD_PLL - Power Supply, PINS 50, 55, 61. Positive analog supplies. Nominally +5 volts. Respectively Bandgap, DAC and PLL supplies. GND - Digital Ground, PINS 9, 39. Digital ground supplies. GND_BG, GND_DAC, GND_PLL - Digital Ground, PINS 49, 54, 62. Digital ground supplies. Respectively Bandgap, DAC and PLL ground. Input Data and Clocks DIN[9:0] - Digital Mosaic Inputs, Pins [15:10, 7:3]. CMOS level mosaic coded CCD input data from CCD digitizer CLKIN_GRG - Mosaic Input Data Clock, PIN 43. Main system input clock, used to strobe incoming digital CCD mosaic data. The CLKIN frequency is identical to the mosaic input data rate. XTAL_IN/CLKIN2X - Mosaic Input Data Interpolation Clock, PIN 59. Mosaic input data interpolation clock or crystal oscillator input. CLKOUT_GRG - CCD Sample Clock, PIN 60. This clock is scaled by the internal PLL and is equal to the CLKIN2X frequency divided by the scaling ratio. This clock is intended to connect to the CS7615 master clock pin (pin 32). XTAL_OUT – Crystal oscillator output, PIN 58. When using the internal crystal oscillator, connect the external crystal to the XTAL_OUT and CLKIN2X pins. If unused leave floating. HREFIN - Horizontal Input Timing Reference, PIN 37. Active low horizontal input timing reference. Used to synchronize the output timing signals with the incoming mosaic data and timing. When used with CCD digitizers like the CS7615 which imbed the necessary timing signals in the data stream, the HREFIN signal is not needed. VREFIN - Vertical Input Timing Reference, PIN 38. Active low vertical input timing reference. Used to synchronize the output timing signals with the incoming mosaic data and timing. When used with CCD digitizers like the CS7615 which embed the necessary timing signals in the data stream, the VREFIN signal is not needed. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |