CS7654 datasheet(5/62 Pages) CIRRUS

5 / 62 page

CS7654

POWER CONSUMPTION (T

A = 25 °C; VDD = 5 V; CL = no load; Input Levels: logic 0 = 0 V, logic 1 = VDD.)

Notes: 1. Low-Z - 3 dacs on

2. Output current levels with ISET = 4 K

Ω , VREF = 1.232 V.

3. DACs are set to low impedance mode

4. DACs are set to high impedance mode

5. Times for black-to-white-level and white-to-black-level transitions.

Parameter

Symbol

Min

Typ

Max

Unit

Power Supply

Supply Voltage

VAA

4.75

5.0

5.25

Digital Supply Current (Encoder)

IAA1

Analog Supply (Encoder)

Low-Z

(Note 1)

IAA2

100

Power Supply Rejection Ratio

PSRR

0.02

0.05

%/%

Normal Mode

IDD

-150

200

Low Power Mode

IDD

-7

Analog Outputs

Full Scale Output Current COMP_VID/Y/C

(Notes 2, 3)

32.9

34.7

36.5

Full Scale Output Current COMP_VID/Y/C

(Notes 2, 4)

8.22

8.68

9.13

LSB Current COMP_VID/Y/C

(Notes 2, 3)

32.2

33.9

35.7

LSB Current COMP_VID/Y/C

(Notes 2, 4)

8.04

8.48

8.92

DAC-to DAC Matching

MAT

Output Compliance

VOC

+ 1.4

Output Impedance

ROUT

Ω

Output Capacitance

COUT

DAC Output Delay

ODEL

nsec

DAC Rise/Fall Time

(Note 5)

TRF

2.5

nsec

CLKIN2X

CLKIN

Mosaic

Input Data

DI[9:0]

tH2

tS2

tH1

tS1

CLKOUT

Output Data

DOA[9:0]

DOB[9:0]

tPD

t OH

Input Timing Diagram

Output Timing Diagram

CS7654 数据表(PDF) 5 Page - Cirrus Logic

CS7654 数据表(HTML) 5 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

数据表下载