数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

CS7654 数据表(PDF) 18 Page - Cirrus Logic

部件名 CS7654
功能描述  CCD COLOR SPACE PROCESSOR WITH ANALOG OUTPUT
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS7654 数据表(HTML) 18 Page - Cirrus Logic

Back Button CS7654 Datasheet HTML 14Page - Cirrus Logic CS7654 Datasheet HTML 15Page - Cirrus Logic CS7654 Datasheet HTML 16Page - Cirrus Logic CS7654 Datasheet HTML 17Page - Cirrus Logic CS7654 Datasheet HTML 18Page - Cirrus Logic CS7654 Datasheet HTML 19Page - Cirrus Logic CS7654 Datasheet HTML 20Page - Cirrus Logic CS7654 Datasheet HTML 21Page - Cirrus Logic CS7654 Datasheet HTML 22Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 62 page
background image
CS7654
18
PAL Interlaced
The CS7654 supports analog PAL modes B, D, G,
H, I, N, and Combination N, in which there are 625
total lines per frame, two fixed 312.5 line fields per
frame, and 25 total frames per second. Figure 7 il-
lustrates PAL interlaced vertical timing. Each field
consists of 287 active lines of video plus 25.5 lines.
Progressive Scan
The CS7654 supports an analog progessive scan
mode in which the video output is non-interlaced.
This is accomplished by displaying only the odd
video field for NTSC or PAL. To preserve precise
MPEG-2 frame rates of 30 and 25 per second, the
CS7654 displays the same odd field repetitively but
alternately varies the field times. This mode is in
contrast to other digital video encoders, which
commonly support progressive scan by repetitively
displaying a 262 line field (524/525 lines for
NTSC). The common method is flawed: over time,
the output display rate will overrun a system-clock-
locked MPEG-2 decompressor and display a field
twice every 8.75 seconds. NTSC non-interlaced
timing is illustrated in Figure 7. PAL non-inter-
laced timing is illustrated in Figure 8.
Digital Video Input Modes
The CS7654 provides two different digital video
input modes that are selectable through the
IN_MODE bit in the CONTROL_0 Register at SA
0x00.
In Mode 0 and upon RESET, the CS7654 defaults
to output a solid color (one of a possible of 256 col-
ors). The background color is selected by writing
the BKG_COLOR Register (0x08) at SA 0x00.
The colorspace of the register is RGB 3:3:2 and is
unaffected by gamma correction. The default color
following RESET is blue.
523
524
525
1
2
3
4
5
6
7
8
9
VSYNC Drops
10
22
Analog
Field 1
261
262
263
Analog
Field 2
285
284
272
271
270
269
268
267
266
265
264
523
524
525
1
2
3
456
7
8
9
VSYNC Drops
10
22
Analog
Field 3
261
262
263
Analog
Field 4
285
284
272
271
270
269
268
267
266
265
264
Burst begins with positive half-cycle
Burst begins with negative half-cycle
Figure 5. NTSC Video Interlaced Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com