| 数据搜索系统,热门电子元器件搜索 |
|
5228-DS07-R 数据表(PDF) 60 Page - Broadcom Corporation. |
|
|
|||||||||||||||||||||||||||||
5228-DS07-R 数据表(HTML) 60 Page - Broadcom Corporation. |
|
60 / 100 page ![]() BCM5228 Data Sheet 7/12/04 Broa d c om Co rp o r a t i o n Page 48 100BASE-X Auxiliary Control Register Document 5228-DS09-405-R 100BASE-X AUXILIARY CONTROL REGISTER Transmit Disable. The transmitter can be disabled by writing a 1 to bit 13 of MII register 10h. The transmitter output (TD±) is forced into a high impedance state. Bypass 4B5B Encoder/Decoder. The 4B5B encoder and decoder can be bypassed by writing a 1 to bit 10 of MII register 10h. The transmitter sends 5B codes from the TXER and TXD1,TXD0 pins directly to the scrambler. TXEN must be active, and frame encapsulation (insertion of J/K and T/R codes) is not performed. The receiver places descrambled and aligned 5B codes onto the RXER, RXD1 and RXD0 pins. CRS is asserted when a valid frame is received. Bypass Scrambler/Descrambler. The stream cipher function can be disabled by writing a 1 to bit 9 of MII register 10h. The Stream Cipher function can be re-enabled by writing a 0 to this bit. Bypass NRZI Encoder/Decoder. The NRZI encoder and decoder can be bypassed by writing a 1 to bit 8 of MII register 10h, causing 3-level NRZI data to be transmitted and received on the cable. Normal operation (3-level NRZI encoding and decoding) can be re-enabled by writing a 0 to this bit. Table 27: 100-BASE-X Auxiliary Control Register (Address 16d, 10h) Bit Name R/W Description Default 15:14 Reserveda a. Preserve existing values of reserved bits by completing a “Read/Modify Write.” – – 0 13 Transmit Disable R/W 1 = Transmitter disabled in PHY 0 = Normal operation 0 12:11 Reserveda – – 0 10 Bypass 4B5B Encoder/Decoder R/W 1 = Transmit and receive 5B codes over RMII pins 0 = Normal RMII 0 9 Bypass Scrambler/Descrambler R/W 1 = Scrambler and descrambler disabled 0 = Scrambler and descrambler enabled 0 8 Bypass NRZI Encoder/Decoder R/W 1 = NRZI encoder and decoder is disabled 0 = NRZI encoder and decoder is enabled 0 7 Bypass Receive Symbol Alignment R/W 1 = 5B receive symbols not aligned 0 = Receive symbols aligned to 5B boundaries 0 6 Baseline Wander Correction Disable R/W 1 = Baseline wander correction disabled 0 = Baseline wander correction enabled 0 5 FEF Enable R/W 1 = Far-end fault enabled 0 = Far-end fault disabled 0 4:3 Reserveda – – 0 2 Extended FIFO Enable R/W 1 = Extended FIFO mode 0 = Normal FIFO mode 0 1:0 Reserveda – – 00 Note: R/W = Read/Write, RO = Read Only, SC = Self Clear, LL = Latched Low, LH = Latched High, LL and LH Clear after read operation. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |