5228-DS07-R datasheet(67/100 Pages) BOARDCOM

67 / 100 page

Data Sheet

BCM5228

7/12/04

Broa d c om Co rp o r a t i o n

Document

5228-DS09-405-R

Interrupt Register

Page 55

INTERRUPT REGISTER

FDX LED Enable. Setting this bit enables the FDX LED status to output serial LED data in serial LED mode. See

Table 6 on page 29 for details.

INTR Enable. Setting this bit enables Interrupt mode. The state of this bit also affects which status signals are shifted out

on the serial LED data in Serial LED mode. See Table 6 on page 29 for details.

FDX Mask. When this bit is set, changes in duplex mode do not generate an interrupt.

SPD Mask. When this bit is set, changes in operating speed do not generate an interrupt.

LINK Mask. When this bit is set, changes in link status do not generate an interrupt.

INTR Mask. Master interrupt mask. When this bit is set, no interrupts are generated regardless of the state of the other mask

bits.

Global Interrupt Indicator. A 1 indicates an Interrupt is present within the BCM5228.

FDX Change. A 1 indicates a change of duplex status since last register read. A register read clears the bit.

SPD Change. A 1 indicates a change of speed status since last register read. A register read clears the bit.

LINK Change. A 1 indicates a change of link status since last register read. A register read clears the bit.

Table 34: Interrupt Register (Address 26d, 1Ah)

BIt

Name

R/W

Description

Default

FDX LED Enable

R/W

FDX LED enable in serial LED stream

INTR Enable

R/W

Interrupt enable

13:12

Reserveda

a. Preserve existing values of reserved bits by completing a “Read/Modify Write.”

–

–00

FDX Mask

R/W

Full-duplex interrupt mask

SPD Mask

R/W

SPEED interrupt mask

LINK Mask

R/W

LINK interrupt mask

INTR Mask

R/W

Master interrupt mask

7:5

Reserveda

–

–000

Global Interrupt

Indicator

1= Indicates an interrupt is present within the

BCM5228

FDX Change

RO, LH

Duplex change interrupt

SPD Change

RO, LH

Speed change interrupt

LINK Change

RO, LH

Link change interrupt

INTR Status

RO, LH

Interrupt status

Note: R/W = Read/Write, RO = Read Only, SC = Self Clear, LL = Latched Low, LH = Latched High, LL and LH Clear

after read operation.

5228-DS07-R 数据表(PDF) 67 Page - Broadcom Corporation.

5228-DS07-R 数据表(HTML) 67 Page - Broadcom Corporation.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

数据表下载

链接网址

5228-DS07-R 数据表(PDF) 67 Page - Broadcom Corporation.

5228-DS07-R 数据表(HTML) 67 Page - Broadcom Corporation.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

数据表 下载

链接网址

数据表下载