数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LPC47M14X 数据表(PDF) 28 Page - SMSC Corporation

部件名 LPC47M14X
功能描述  128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INTERFACE AND USB HUB
PDF  205 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SMSC [SMSC Corporation]
网页  http://www.smsc.com
标志 SMSC - SMSC Corporation

LPC47M14X 数据表(HTML) 28 Page - SMSC Corporation

Back Button LPC47M14X Datasheet HTML 24Page - SMSC Corporation LPC47M14X Datasheet HTML 25Page - SMSC Corporation LPC47M14X Datasheet HTML 26Page - SMSC Corporation LPC47M14X Datasheet HTML 27Page - SMSC Corporation LPC47M14X Datasheet HTML 28Page - SMSC Corporation LPC47M14X Datasheet HTML 29Page - SMSC Corporation LPC47M14X Datasheet HTML 30Page - SMSC Corporation LPC47M14X Datasheet HTML 31Page - SMSC Corporation LPC47M14X Datasheet HTML 32Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 205 page
background image
SMSC DS – LPC47M14X
Page 28
Rev. 03/19/2001
PS/2 Model 30 Mode
BIT 0 DIRECTION
Active low status indicating the direction of head movement. A logic "0" indicates inward direction; a logic "1"
indicates outward direction.
BIT 1 WRITE PROTECT
Active high status of the WRITE PROTECT disk interface input. A logic "1" indicates that the disk is write protected.
BIT 2 INDEX
Active high status of the INDEX disk interface input.
BIT 3 HEAD SELECT
Active low status of the HDSEL disk interface input. A logic "0" selects side 1 and a logic "1" selects side 0.
BIT 4 TRACK 0
Active high status of the TRK0 disk interface input.
BIT 5 STEP
Active high status of the latched STEP disk interface output pin. This bit is latched with the STEP output going active,
and is cleared with a read from the DIR register, or with a hardware or software reset.
BIT 6 DMA REQUEST
Active high status of the DMA request pending.
BIT 7 INTERRUPT PENDING
Active high bit indicating the state of the Floppy Disk Interrupt.
STATUS REGISTER B (SRB)
Address 3F1 READ ONLY
This register is read-only and monitors the state of several disk interface pins in PS/2 and Model 30 modes. The
SRB can be accessed at any time when in PS/2 mode. In the PC/AT mode the data bus pins D0 - D7 are held in a
high impedance state for a read of address 3F1.
PS/2 Mode
BIT 0 MOTOR ENABLE 0
Active high status of the MTR0 disk interface output pin. This bit is low after a hardware reset and unaffected by a
software reset.
BIT 1 MOTOR ENABLE 1
Active high status of the MTR1 disk interface output pin. This bit is low after a hardware reset and unaffected by a
software reset.
BIT 2 WRITE GATE
Active high status of the WGATE disk interface output.
7
6
5
4
3
2
1
0
INT
PENDING
DRQ
STEP
F/F
TRK0 nHDSEL INDX
WP
nDIR
RESET
COND.
0
0
0
N/A
1
N/A
N/A
1
7
6
5
4
3
2
1
0
1
1
DRIVE
SEL0
WDATA
TOGGLE
RDATA
TOGGLE
WGATE
MOT
EN1
MOT
EN0
RESET
COND.
1
1
0
0
0
0
0
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com