| 数据搜索系统,热门电子元器件搜索 |
|
STPMIC1 数据表(PDF) 121 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STPMIC1 数据表(HTML) 121 Page - STMicroelectronics |
|
121 / 140 page ![]() 6.7.4 NVM LDOs rank shadow register 2 (NVM_LDOS_RANK_SHR2) Table 68. NVM_LDOS_RANK_SHR2 7 6 5 4 3 2 1 0 BUCK4_CLAMP LDO3_BYPASS REFDDR_RANK[1:0] LDO6_RANK[1:0] LDO5_RANK[1:0] R/W R/W R/W R/W R/W R/W R/W R/W Address: 0xFB Type: read write register Default: depends on part number refer to Table 64. NVM shadow register map Description: NVM LDOs rank shadow register 2 [7] BUCK4_CLAMP: Clamp Buck4 output value to 1.3 V max. 0: VOUT[5:0] of Buck4 is not clamped 1: VOUT[5:0] of Buck4 is clamped to b011100 (1.3 V) [6] LDO3_BYPASS: LDO3 forced bypass mode 0: LDO3 not in bypass mode 1: LDO3 in bypass mode [5:4] REFDDR_RANK[1:0]: 00: rank0 01: rank1 10: rank2 11: rank3 [3:2] LDO6_RANK[1:0]: 00: rank0 01: rank1 10: rank2 11: rank3 [1:0] LDO5_RANK[1:0]: 00: rank0 01: rank1 10: rank2 11: rank3 STPMIC1 NVM shadow registers DS12792 - Rev 7 page 121/140 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |