| 数据搜索系统,热门电子元器件搜索 |
|
STPMIC1 数据表(PDF) 125 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STPMIC1 数据表(HTML) 125 Page - STMicroelectronics |
|
125 / 140 page ![]() 6.7.8 NVM device address shadow register (I2C_ADDR_SHR) Table 72. NVM_I2C_ADDR_AHR 7 6 5 4 3 2 1 0 reserved I2C_ADDR[6:0] R/W R/W R/W R/W R/W R/W R/W R/W Address: 0xFF Type: read write register Default: depends on part number refer to Table 64. NVM shadow register map Description: NVM device address shadow register. [7] Reserved [6:0] I2C_ADDR[6:0]: I2C device address. Warning: applied immediately, next access should use new address STPMIC1 NVM shadow registers DS12792 - Rev 7 page 125/140 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |