| 数据搜索系统,热门电子元器件搜索 |
|
ADE1201 数据表(PDF) 33 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADE1201 数据表(HTML) 33 Page - Analog Devices |
|
33 / 40 page ![]() Data Sheet ADE1201 Rev. 0 | Page 33 of 40 Bits Bit Name Description Reset Access [2:1] DECRATE Decimation Rate. The decimation rate used when decimation is enabled. 0x0 R/W 0: decimation filter is bypassed. 1: decimation rate equals 2. 10: decimation rate equals 4. 11: decimation rate equals 8. 0 DECIMATE Enable Decimation. If this bit is set, the ADC data is decimated according to the DECRATE bit field setting. The decimated samples can be read back from the ADCDEC register. 0x0 R/W BINARY CHANNEL THRESHOLD LEVEL REGISTER Address: 0x003, Reset: 0x5AAA, Name: BIN_THR Binary channel high and low threshold values. Table 21. Bit Descriptions for BIN_THR Bits Bit Name Description Reset Access [15:8] BIN_LO_THR Low Threshold Level. If the ADC is ≤ low threshold, the comparator output is reset. 0x5A R/W [7:0] BIN_HI_THR High Threshold Level. If the ADC is > high threshold, the comparator output is set. 0xAA R/W WARNA1 CHANNEL THRESHOLD LEVEL REGISTER Address: 0x004, Reset: 0xCCCC, Name: WARNA_THR Warning A high and low threshold values. Table 22. Bit Descriptions for WARNA_THR Bits Bit Name Description Reset Access [15:8] WARNA_LO_THR Low Threshold Level. If the ADC is ≤ low threshold, the comparator output is reset. 0xCC R/W [7:0] WARNA_HI_THR High Threshold Level. If the ADC is > high threshold, the comparator output is set. 0xCC R/W WARNB1 CHANNEL THRESHOLD LEVEL REGISTER Address: 0x005, Reset: 0x5A88, Name: WARNB_THR Warning B high and low threshold values. Table 23. Bit Descriptions for WARNB_THR Bits Bit Name Description Reset Access [15:8] WARNB_LO_THR Low Threshold Level. If the ADC is ≤ low threshold, the comparator output is reset. 0x5A R/W [7:0] WARNB_HI_THR High Threshold Level. If the ADC is > high threshold, the comparator output is set. 0x88 R/W WARNC1 CHANNEL THRESHOLD LEVEL REGISTER Address: 0x006, Reset: 0x2D2D, Name: WARNC_THR Warning C high and low threshold values. Table 24. Bit Descriptions for WARNC_THR Bits Bit Name Description Reset Access [15:8] WARNC_LO_THR Low Threshold Level. If the ADC is ≤ low threshold, the comparator output is reset. 0x2D R/W [7:0] WARNC_HI_THR High Threshold Level. If the ADC is > high threshold, the comparator output is set. 0x2D R/W |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |