ADE1201 datasheet(21/40 Pages) AD

21 / 40 page

Data Sheet

ADE1201

Rev. 0 | Page 21 of 40

The user can select between low idle mode and high idle mode

to determine when the programmable pulse current is activated.

Low Idle Mode

The user can select the ADC input code where the

programmable load pulse current turns on in low idle mode,

where PL_MODE = 0 in the PL_CTRL register. This is the

default mode of operation.

Figure 31 shows the programmable load current behavior in

low idle mode. When the digital input changes from low to

high, the pulsed current is generated after the ADC output

reaches a rising edge threshold set in the RISE_THR bits of the

PL_RISE_THR register, Bits[7:0].

Note that the DOUT1 pin must be low for the programmable

load pulsed current to be generated. To ensure that a pulsed

current is generated, BIN_FILTER_VAL must be ≥3 and

RISE_THR must be <BIN_HI_THR.

High Idle Mode

To enable high idle mode, set the PL_MODE bit to 1 in the

PL_CTRL register so the programmable load pulse current

turns on as soon as the input voltage is sufficient to turn on the

external FET (a few hundred mV). Figure 32 shows the

programmable load current behavior in high idle mode.

Note that the DOUT1 pin must be low for the programmable

load pulsed current to be generated. To ensure that a pulsed

current is generated, BIN_FILTER_VAL must be ≥3.

BIN_HI_THR

LOAD CURRENT OFF

PROGRAMMABLE LOAD CURRENT

DOUT1 PIN VOLTAGE

IN1 PIN VOLTAGE

ADC OUTPUT

RISE_THR

LOAD CURRENT OFF

TIME

DELAY DEPENDS ON

BIN_FILTER, BIN_MODE

SETTINGS

DELAY DEPENDS ON

BIN_FILTER, BIN_MODE

SETTINGS

HIGH_TIME

LOW_CODE

CONSTANT CURRENT

HIGH_CODE

PULSED CURRENT

Figure 31. Programmable Load Current Waveform in Low Idle Mode

BIN_HI_THR

LOAD CURRENT OFF

PROGRAMMABLE LOAD CURRENT

DOUT1 PIN VOLTAGE

IN1 PIN VOLTAGE

ADC OUTPUT

LOAD CURRENT OFF

TIME

DELAY DEPENDS ON

BIN_FILTER, BIN_MODE

SETTINGS

DELAY DEPENDS ON

BIN_FILTER, BIN_MODE

SETTINGS

HIGH_TIME

LOW_CODE

CONSTANT CURRENT

HIGH_CODE

PULSED CURRENT

Figure 32. Programmable Load Current Waveform in High Idle Mode

ADE1201 数据表(PDF) 21 Page - Analog Devices

ADE1201 数据表(HTML) 21 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

数据表下载

链接网址

ADE1201 数据表(PDF) 21 Page - Analog Devices

ADE1201 数据表(HTML) 21 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

数据表 下载

链接网址

数据表下载