AM2434...ALV datasheet(145/280 Pages) TI

145 / 280 page

Table 7-18. MCU_OSC0 Switching Characteristics - Crystal Mode

PARAMETER

MIN

TYP

MAX

UNIT

CXI

XI Capacitance

1.44

CXO

XO Capacitance

1.52

CXIXO

XI to XO Mutual Capacitance

0.01

Start-up Time

VDDS_OSC

MCU_OSC0_XO

Time

VSS

VDDS_OSC (min.)

VDD_CORE (min.)

VSS

VDD_CORE

AM65x_MCU_OSC_STARTUP_02

Figure 7-18. MCU_OSC0 Start-up Time

7.10.4.1.1.1 Load Capacitance

The crystal circuit must be designed such that it applies the appropriate capacitive load to the crystal, as defined

by the crystal manufacturer. The capacitive load, CL, of this circuit is a combination of discrete capacitors

CL1, CL2, and several parasitic contributions. PCB signal traces which connect crystal circuit components to

MCU_OSC0_XI and MCU_OSC0_XO have parasitic capacitance to ground, CPCBXI and CPCBXO, where the

PCB designer should be able to extract parasitic capacitance for each signal trace. The MCU_OSC0 circuits

and device package have combined parasitic capacitance to ground, CPCBXI and CPCBXO, where these parasitic

capacitance values are defined in Table 7-18.

AM65x_MCU_OSC_CC_05

PCBXI

PCBXO

PCB

Signal Traces

Crystal Circuit

Components

MCU_OSC0_XO

MCU_OSC0_XI

Device

Figure 7-19. Load Capacitance

Load capacitors, CL1 and CL2 in Figure 7-17, should be chosen such that the below equation is satisfied. CL in

the equation is the load specified by the crystal manufacturer.

www.ti.com

AM2434, AM2432, AM2431

SPRSP65D – APRIL 2021 – REVISED AUGUST 2022

Submit Document Feedback

145

Product Folder Links: AM2434 AM2432 AM2431

AM2434...ALV 数据表(PDF) 145 Page - Texas Instruments

AM2434...ALV 数据表(HTML) 145 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载