数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM2434...ALV 数据表(PDF) 150 Page - Texas Instruments

部件名 AM2434...ALV
功能描述  AM243x Sitara™ Microcontrollers
PDF  280 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

AM2434...ALV 数据表(HTML) 150 Page - Texas Instruments

Back Button AM2434...ALV Datasheet HTML 146Page - Texas Instruments AM2434...ALV Datasheet HTML 147Page - Texas Instruments AM2434...ALV Datasheet HTML 148Page - Texas Instruments AM2434...ALV Datasheet HTML 149Page - Texas Instruments AM2434...ALV Datasheet HTML 150Page - Texas Instruments AM2434...ALV Datasheet HTML 151Page - Texas Instruments AM2434...ALV Datasheet HTML 152Page - Texas Instruments AM2434...ALV Datasheet HTML 153Page - Texas Instruments AM2434...ALV Datasheet HTML 154Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 150 / 280 page
background image
7.10.5.1.2 CPSW3G RMII Timing
Table 7-22, Table 7-23, Figure 7-23, Table 7-24, Figure 7-24 Table 7-25, and Figure 7-25 present timing
conditions, requirements, and switching characteristics for CPSW3G RMII.
Table 7-22. CPSW3G RMII Timing Conditions
PARAMETER
MIN
MAX
UNIT
INPUT CONDITIONS
SRI
Input slew rate
VDD(1) = 1.8V
0.18
0.54
V/ns
VDD(1) = 3.3V
0.4
1.2
V/ns
OUTPUT CONDITIONS
CL
Output load capacitance
3
25
pF
(1)
VDD stands for corresponding power supply. For more information on the power supply name and the corresponding ball(s), see
POWER column of the Pin Attributes table.
Table 7-23. RMII[x]_REF_CLK Timing Requirements – RMII Mode
see Figure 7-23
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
RMII1
tc(REF_CLK)
Cycle time, RMII[x]_REF_CLK
19.999
20.001
ns
RMII2
tw(REF_CLKH)
Pulse Duration, RMII[x]_REF_CLK High
7
13
ns
RMII3
tw(REF_CLKL)
Pulse Duration, RMII[x]_REF_CLK Low
7
13
ns
RMII[x]_REF_CLK
RMII2
RMII3
RMII1
Figure 7-23. CPSW3G RMII[x]_REF_CLK Timing Requirements – RMII Mode
Table 7-24. RMII[x]_RXD[1:0], RMII[x]_CRS_DV, and RMII[x]_RX_ER Timing Requirements – RMII Mode
see Figure 7-24
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
RMII4
tsu(RXD-REF_CLK)
Setup time, RMII[x]_RXD[1:0] valid before RMII[x]_REF_CLK
4
ns
tsu(CRS_DV-REF_CLK)
Setup time, RMII[x]_CRS_DV valid before RMII[x]_REF_CLK
4
ns
tsu(RX_ER-REF_CLK)
Setup time, RMII[x]_RX_ER valid before RMII[x]_REF_CLK
4
ns
RMII5
th(REF_CLK-RXD)
Hold time RMII[x]_RXD[1:0] valid after RMII[x]_REF_CLK
2
ns
th(REF_CLK-CRS_DV)
Hold time, RMII[x]_CRS_DV valid after RMII[x]_REF_CLK
2
ns
th(REF_CLK-RX_ER)
Hold time, RMII[x]_RX_ER valid after RMII[x]_REF_CLK
2
ns
RMII4
RMII5
RMII[x]_
_
REF CLK
RMII[x]_RXD[1:0], RMII[x]_CRS_DV,
RMII[x]_RX_ER
Figure 7-24. CPSW3G RMII[x]_RXD[1:0], RMII[x]_CRS_DV, RMII[x]_RX_ER Timing Requirements – RMII
Mode
AM2434, AM2432, AM2431
SPRSP65D – APRIL 2021 – REVISED AUGUST 2022
www.ti.com
150
Submit Document Feedback
Copyright © 2022 Texas Instruments Incorporated
Product Folder Links: AM2434 AM2432 AM2431



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com