数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM2434...ALV 数据表(PDF) 201 Page - Texas Instruments

部件名 AM2434...ALV
功能描述  AM243x Sitara™ Microcontrollers
PDF  280 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

AM2434...ALV 数据表(HTML) 201 Page - Texas Instruments

Back Button AM2434...ALV Datasheet HTML 197Page - Texas Instruments AM2434...ALV Datasheet HTML 198Page - Texas Instruments AM2434...ALV Datasheet HTML 199Page - Texas Instruments AM2434...ALV Datasheet HTML 200Page - Texas Instruments AM2434...ALV Datasheet HTML 201Page - Texas Instruments AM2434...ALV Datasheet HTML 202Page - Texas Instruments AM2434...ALV Datasheet HTML 203Page - Texas Instruments AM2434...ALV Datasheet HTML 204Page - Texas Instruments AM2434...ALV Datasheet HTML 205Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 201 / 280 page
background image
7.10.5.12.2 MMC1 - SD/SDIO Interface
MMC1 interface is compliant with the SD Host Controller Standard Specification 4.10 and SD Physical Layer
Specification v3.01 as well as SDIO Specification v3.00 and it supports the following SD Card applications:
• Default speed
• High speed
• UHS–I SDR12
• UHS–I SDR25
• UHS–I SDR50
• UHS–I SDR104
• UHS–I DDR50
Table 7-75 presents the required DLL software configuration settings for MMC1 timing modes.
Table 7-75. MMC1 DLL Delay Mapping for all Timing Modes
REGISTER NAME
MMCSD1_SS_PHY_CTRL_4_REG
MMCSD1_SS_PHY_CTRL_5_REG
BIT FIELD
[20]
[15:12]
[8]
[4:0]
[2:0]
BIT FIELD NAME
OTAPDLYENA OTAPDLYSEL ITAPDLYENA
ITAPDLYSEL
CLKBUFSEL
MODE
DESCRIPTION
DELAY
ENABLE
DELAY
VALUE
INPUT
DELAY
ENABLE
INPUT
DELAY
VALUE
DELAY
BUFFER
DURATION
Default
Speed
4-bit PHY operating
3.3 V, 25 MHz
0x0
0x0
0x1
0x0
0x7
High
Speed
4-bit PHY operating
3.3 V, 50 MHz
0x0
0x0
0x1
0x0
0x7
UHS-I
SDR12
4-bit PHY operating
1.8 V, 25 MHz
0x1
0xF
0x1
0x0
0x7
UHS-I
SDR25
4-bit PHY operating
1.8 V, 50 MHz
0x1
0xF
0x1
0x0
0x7
UHS-I
SDR50
4-bit PHY operating
1.8 V, 100 MHz
0x1
0xC
0x1
Tuning(1)
0x7
UHS-I
DR50
4-bit PHY operating
1.8 V, 50 MHz
0x1
0x9
0x1
Tuning(1)
0x7
UHS-I
SDR104
4-bit PHY operating
1.8, V 200 MHz
0x1
0x6
0x1
Tuning(1)
0x7
(1)
Tuning means this mode requires a tuning algorithm to be used for optimal input timing
Table 7-76 presents timing conditions for MMC1.
www.ti.com
AM2434, AM2432, AM2431
SPRSP65D – APRIL 2021 – REVISED AUGUST 2022
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
201
Product Folder Links: AM2434 AM2432 AM2431



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com