L99LD21 datasheet(11/73 Pages) STMICROELECTRONICS

11 / 73 page

DS11130 Rev 5

11/73

L99LD21

Introduction

Figure 4. Connection diagram

Table 1. Pin functionality

Pin #

Name

Function

1V3V3

Output of the 3.3 V regulated internal supply. Connect a low ESR

capacitor (4.7 µF) close to this pin.

SYNC_I/O

Boost synchronization Input or Output. This pin generates the clock

signal for synchronizing another L99LD21 Boost in dual phase

configuration.

3CSN

Chip Select Not (active low) for SPI communication. It is the selection pin

of the device. It is a CMOS compatible input.

PWMCLK

Clock input for the internal PWM dimming generator.

SGND

Signal Ground connection.

SCK

Serial Clock for SPI communication. It is a CMOS compatible input.

VSPI

Connection to external 3.3 V or 5 V supplies voltage.

The external supply powers SPI interface and the I/O signal pins to the

microcontroller. It is suggested to connect 100nF capacitor close to this

pin.

8SDI

Serial Data Input for SPI communication. Data is transferred serially into

the device on SCK rising edge.

9SDO

Serial Data Output for SPI communication. Data is transferred serially

out of the device on SCK falling edge.

DIN

Direct input pin.

LX2F

Connection to the switching source node of the buck2. This pin must be

connected to external free-wheeling diode.

L99LD21 数据表(PDF) 11 Page - STMicroelectronics

L99LD21 数据表(HTML) 11 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

数据表下载