数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32H757AI 数据表(PDF) 162 Page - STMicroelectronics

部件名 STM32H757AI
功能描述  Dual 32-bit Arm® Cortex®-M7 up to 480MHz and -M4 MCUs, 2MB Flash, 1MB RAM, 46 com. and analog interfaces, SMPS, DSI, crypto
PDF  251 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32H757AI 数据表(HTML) 162 Page - STMicroelectronics

Back Button STM32H757AI Datasheet HTML 158Page - STMicroelectronics STM32H757AI Datasheet HTML 159Page - STMicroelectronics STM32H757AI Datasheet HTML 160Page - STMicroelectronics STM32H757AI Datasheet HTML 161Page - STMicroelectronics STM32H757AI Datasheet HTML 162Page - STMicroelectronics STM32H757AI Datasheet HTML 163Page - STMicroelectronics STM32H757AI Datasheet HTML 164Page - STMicroelectronics STM32H757AI Datasheet HTML 165Page - STMicroelectronics STM32H757AI Datasheet HTML 166Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 162 / 251 page
background image
Electrical characteristics
STM32H757xI
162/251
DS12931 Rev 1
6.3.19
NRST pin characteristics
The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up
resistor, RPU (see Table 72: I/O static characteristics).
Unless otherwise specified, the parameters given in Table 77 are derived from tests
performed under the ambient temperature and VDD supply voltage conditions summarized
in Table 23: General operating conditions.
Figure 28. Recommended NRST pin protection
1. The reset network protects the device against parasitic resets.
2. The user must ensure that the level on the NRST pin can go below the VIL(NRST) max level specified in
Table 72. Otherwise the reset is not taken into account by the device.
6.3.20
FMC characteristics
Unless otherwise specified, the parameters given in Table 78 to Table 91 for the FMC
interface are derived from tests performed under the ambient temperature, fHCLK frequency
and VDD supply voltage conditions summarized in Table 23: General operating conditions,
with the following configuration:
Output speed is set to OSPEEDRy[1:0] = 11
Measurement points are done at CMOS levels: 0.5VDD
IO Compensation cell activated.
HSLV activated when VDD ≤ 2.7 V
VOS level set to VOS1.
Table 77. NRST pin characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
RPU(2)
Weak pull-up equivalent
resistor(1)
1. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution
to the series resistance must be minimum
(~10% order)
.
VIN = VSS
30
40
50
VF(NRST)(2)
2. Guaranteed by design.
NRST Input filtered pulse
1.71 V < VDD < 3.6 V
-
-
50
ns
VNF(NRST)(2) NRST Input not filtered pulse
1.71 V < VDD < 3.6 V
300
-
-
1.62 V < VDD < 3.6 V
1000
-
-
ai14132d
STM32
RPU
NRST(2)
VDD
Filter
Internal Reset
0.1 μF
External
reset circuit (1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com