DSP56321RMSLASHD datasheet(13/88 Pages) NXP

13 / 88 page

1-7

Interrupt and Mode Control

1.6 Interrupt and Mode Control

The interrupt and mode control signals select the chip operating mode as it comes out of hardware reset.

After RESET is deasserted, these inputs are hardware interrupt request lines.

Table 1-8. Interrupt and Mode Control

Signal Name

Type

State During

Reset

Signal Description

MODA

IRQA

Input

Schmitt-trigger

Input

Mode Select A—MODA, MODB, MODC, and MODD select one

of 16 initial chip operating modes, latched into the Operating

Mode Register when the RESET signal is deasserted.

External Interrupt Request A—After reset, this input becomes a

level-sensitive or negative-edge-triggered, maskable interrupt

request input during normal instruction processing. If the

processor is in the STOP or WAIT standby state and IRQA is

asserted, the processor exits the STOP or WAIT state.

MODB

IRQB

Input

Schmitt-trigger

Input

Mode Select B—MODA, MODB, MODC, and MODD select one

of 16 initial chip operating modes, latched into the Operating

Mode Register when the RESET signal is deasserted.

External Interrupt Request B—After reset, this input becomes a

level-sensitive or negative-edge-triggered, maskable interrupt

request input during normal instruction processing. If the

processor is in the WAIT standby state and IRQB is asserted, the

processor exits the WAIT state.

MODC

IRQC

Input

Schmitt-trigger

Input

Mode Select C—MODA, MODB, MODC, and MODD select one

of 16 initial chip operating modes, latched into the Operating

Mode Register when the RESET signal is deasserted.

External Interrupt Request C—After reset, this input becomes a

level-sensitive or negative-edge-triggered, maskable interrupt

request input during normal instruction processing. If the

processor is in the WAIT standby state and IRQC is asserted, the

processor exits the WAIT state.

MODD

IRQD

Input

Schmitt-trigger

Input

Mode Select D—MODA, MODB, MODC, and MODD select one

of 16 initial chip operating modes, latched into the Operating

Mode Register when the RESET signal is deasserted.

External Interrupt Request D—After reset, this input becomes a

level-sensitive or negative-edge-triggered, maskable interrupt

request input during normal instruction processing. If the

processor is in the WAIT standby state and IRQD is asserted, the

processor exits the WAIT state.

RESET

Input

Schmitt-trigger

Input

Reset—Places the chip in the Reset state and resets the internal

phase generator. The Schmitt-trigger input allows a slowly rising

input (such as a capacitor charging) to reset the chip reliably.

When the RESET signal is deasserted, the initial chip operating

mode is latched from the MODA, MODB, MODC, and MODD

inputs. The RESET signal must be asserted after powerup.

PINIT

NMI

Input

PLL Initial—During assertion of RESET, the value of PINIT

determines whether the DPLL is enabled or disabled.

Nonmaskable Interrupt—After RESET deassertion and during

normal instruction processing, this Schmitt-trigger input is the

negative-edge-triggered NMI request.

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

DSP56321RM/D 数据表(PDF) 13 Page - NXP Semiconductors

DSP56321RM/D 数据表(HTML) 13 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

数据表下载

链接网址

DSP56321RM/D 数据表(PDF) 13 Page - NXP Semiconductors

DSP56321RM/D 数据表(HTML) 13 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

数据表 下载

链接网址

数据表下载